

Item	Specification	Unit
Display Mode	Passive Matrix OLED	/
Display Color	Monochrome (White)	/
Duty	1/64	/
Resolution $(H \times V)$	128 × 64	Pixel
Active Area ($W \times H$)	55.01 × 27.49	mm ²
Panel Size ($W \times H \times D$)	60.50 × 37.00 × 1.80	mm ³
Module Size ($W \times H \times D$)	60.50 × 73.00 × 1.80	mm ³
Pixel Pitch ($W \times H$)	0.43×0.43	mm ²
Pixel Size ($W \times H$)	0.40×0.40	/
Driver IC	SSD1309	
Interface Type	8-bit 68XX/80XX parallel, 4-wire SPI, IIC	/
Weight	TBD	g



REVISION RECORD

REV NO.	REV DATE	CONTENTS	REVISED PAGE NO.
1.0	2022-10-25	First Release	



CONTENTS

- REVISION RECORD
- PHYSICAL DATA
- EXTERNAL DIMENSIONS
- ABSOLUTE MAXIMUM RATINGS
- ELECTRICAL CHARACTERISTICS
- TIMING OF POWER SUPPLY
- ELECTRO-OPTICAL CHARACTERISTICS
- INTERFACE DESCRIPTON
- RELIABILITY TEST
- OUTGOING QUALITY CONTROL SPECIFICATION
- CAUTIONS IN USING OLED MODULE
- PRIOR CONSULT MATTER



Item	Specification	Unit
Display Mode	Passive Matrix OLED	/
Display Color	Monochrome (White)	/
Duty	1/64	/
Resolution $(H \times V)$	128 × 64	Pixel
Active Area (W × H)	55.01 × 27.49	mm ²
Panel Size ($W \times H \times D$)	60.50 × 37.00 × 1.80	mm ³
Module Size ($W \times H \times D$)	60.50 × 73.00 × 1.80	mm ³
Pixel Pitch (W × H)	0.43×0.43	mm ²
Pixel Size $(W \times H)$	0.40 imes 0.40	/
Driver IC	SSD1309	/
Interface Type	8-bit 68XX/80XX parallel, 4-wire SPI, IIC	/
Weight	TBD	g

Note 1: ROHS compliant;

Note 2: OLED weight tolerance: $\pm 5\%$.





1 Edgewater St, Staten Island, NY 10305 * Tel. 718-720-0018 * Fax. 718-720-0225 * Email: sales@allshore.com Page: 5



■ ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Min.	Max.	Unit	Notes
Supply Voltage for Logic	V_{DD}	-0.3	4.0	V	1,2
Supply Voltage for Display	Vcc	8	17.0	V	1,2
Operating Temperature	Тор	-40	70	°C	-
Storage Temperature	Tst	-40	85	°C	3
Life Time (220cd/m ²)	-	13,000	-	Hour	4
Life Time (200cd/m ²)	-	15,000	-	Hour	4
Life Time (180cd/m ²)	-	16,000	-	Hour	4

Note 1: All the above voltages are on the basis of "Vss=0V".

Note 3: The defined temperature ranges do not include the polarizer. The maximum withstood temperature of the polarizer should be 80°C.

Note 4: (1) Setting of 220 cd/m^2 :

- Contrast setting: 0x44
- Frame rate: 105Hz
- Duty setting: 1/64
- (2) Setting of 200 cd/m^2 :
- Contrast setting: 0x3e
- Frame rate: 105Hz
- Duty setting: 1/64
- (3) Setting of 180 cd/m^2 :
- Contrast setting: 0x37
- Frame rate: 105Hz
- Duty setting: 1/64

Note 2: When this module is used beyond the above absolute maximum ratings, permanent breakage of the module may occur. Also, for normal operations, it is desirable to use this module under the conditions according to "Electro-Optical Characteristics". If this module is used beyond these conditions, malfunctioning of the module can occur and the reliability of the module may deteriorate.



ELECTRICAL CHARACTERISTICS

• DC Characteristics

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Unit	
Supply Voltage for Logic	VDD	-	1.65	2.8	3.3	V	
Supply Voltage for Display	Vcc		12	12.5	13	V	
High Level Input	VIH		$0.8V_{DD}$	-	V _{DD}	V	
Low Level Input	Vil		0	-	0.2Vdd	V	
High Level Output	Vон	Iout=100µА,3.3 MHz	0.9Vdd	-	V _{DD}	V	
Low Level Output	Vol	Iout=100µА,3.3 MHz	0	-	$0.1 V_{\text{DD}}$	V	
VDD Supply Current VDD=2.8V, VCC=12, IREF=10uA, no panel attached, Display ON, All ON		Contract_EEh	-	90	110	μΑ	
VCC Supply Current VDD=2.8V, VCC=12, IREF=10uA, no panel attached, Display ON, All ON	Icc	Contrast=FFn	-	450	580	μΑ	
		Contrast=FFh	280	310	340		
Segment Quitnut Current	Iseg	Contrast=AFh	-	215	-		
VDD=2.8V, VCC=12,		Contrast=7Fh	-	155	-	μΑ	
REF=10uA, Display ON.		Contrast=3Fh	-	78	-		
		Contrast=0Fh	20	-	-		
Sleep Mode Current for VDD	Idd, sleep	VDD=1.65V~3.3V, VCC=7V~16V, Display OFF, No panel attached	-	-	10	μΑ	
Sleep Mode Current for V _{CC} I _{CC, SLEEP}		VDD=1.65V~3.3V, VCC=7V~16V, Display OFF, No panel attached	-	-	10	μΑ	



• AC Characteristics

1. 68XX-Series MPU Parallel Interface Timing Characteristics

Symbol	Description	Min.	Max.	Unit
tcycle	Clock Cycle Time	300	-	ns
tas	Address Setup Time	10	-	ns
tah	Address Hold Time	0	-	ns
tosw	Write Data Setup Time	40	-	ns
t dhw	Write Data Hold Time	7	-	ns
tdhr	Read Data Hold Time	20	-	ns
tон	Output Disable Time	-	70	ns
tacc	Access Time	-	140	ns
PW _{CSL}	Chip Select Low Pulse Width (Read)	120		ns
	Chip Select Low Pulse Width (Write)	60		
	Chip Select High Pulse Width (Read)	60		
P W CSH	Chip Select High Pulse Width (Write)	60	-	ns
tcs	Chip Select Setup Time	0	-	ns
tcsh	Chip Select Hold Time to Read Signal	0	-	ns
tcsf	Chip Select Hold Time	20	_	ns
tr	Rise Time	-	15	ns
t _F	Fall Time	-	15	ns

* (V_{DD} - V_{SS} =1.65V to 3.3V, Ta=25°C)





1.1 68XX-Series MPU Parallel Interface

Please designing the electronic switch circuit on user's main board, otherwise current leakage could happen.



Recomme	nded Components:
C1,C2:	1μF / 16V, X5R
C3:	2.2μF / 25V
C4:	4.7μF / 25V, X7R
C5:	0.1µF / 25V, X7R
R1,R2:	47 kΩ
R3:	910kΩ, R3=(Voltage at IREF-VSS)/IREF
Q1:	FDN338P
Q2:	FDN335N
Note:	
VDD:	1.65~3.3V
VCC IN:	11.5V~12.5V



2. 80XX-Series MPU Parallel Interface Timing Characteristics

Symbol	Description	Min.	Max.	Unit
tcycle	Clock Cycle Time	300	-	ns
tas	Address Setup Time	10	-	ns
tан	Address Hold Time	0	-	ns
tosw	Write Data Setup Time	40	-	ns
t DHW	Write Data Hold Time	7	-	ns
tdhr	Read Data Hold Time	20	-	ns
tон	Output Disable Time	-	70	ns
tacc	Access Time	-	140	ns
t pwlr	Read Low Time	120	-	ns
t pwlw	Write Low Time	60	-	ns
t pwhr	Read High Time	60	-	ns
t pwhw	Write High Time	60	-	ns
tcs	Chip Select Setup Time	0	-	ns
tcsh	Chip Select Hold Time to Read Signal	0	-	ns
tcsf	Chip Select Hold Time	20	-	ns
tr	Rise Time	-	40	ns
tF	Fall Time	-	40	ns

* $(V_{DD} - V_{SS} = 1.65 \text{V to } 3.3 \text{V}, \text{Ta} = 25 ^{\circ}\text{C})$



1 Edgewater St, Staten Island, NY 10305 * Tel. 718-720-0018 * Fax. 718-720-0225 * Email: sales@allshore.com Page: 10



2.1 80XX-Series MPU Parallel Interface

Please designing the electronic switch circuit on user's main board, otherwise current leakage could happen.



Recomme	nded Components:
C1,C2:	1μF / 16V, X5R
C3:	2.2µF / 25V
C4:	4.7µF / 25V, X7R
C5:	0.1µF / 25V, X7R
R1,R2:	47 kΩ
R3:	910kΩ, R3=(Voltage at IREF-VSS)/IREF
Q1:	FDN338P
Q2:	FDN335N
Note:	
VDD:	1.65~3.3V
VCC IN:	11.5V~12.5V



3. Serial Interface Timing Characteristics: (4-wire SPI)

Symbol	Description	Min.	Max.	Unit
tcycle	Clock Cycle Time	250	-	ns
tas	Address Setup Time	150	-	ns
tah	Address Hold Time	150	-	ns
tcss	Chip Select Setup Time	120	-	ns
tcsн	Chip Select Hold Time	60	-	ns
tosw	Write Data Setup Time	50	-	ns
tohw	Write Data Hold Time	15	-	ns
t _{CLKL}	Clock Low Time	100	-	ns
t _{CLKH}	Clock High Time	100	-	ns
t _R	Rise Time	-	15	ns
t _F	Fall Time	-	15	ns

* (V_{DD} - V_{SS}=1.65V to 3.3V, Ta=25°C)







3.1 4-wire Series Interface

Please designing the electronic switch circuit on user's main board, otherwise current leakage could happen.





Recomme	nded Components:
C1,C2:	1μF / 16V, X5R
C3:	2.2µF / 25V
C4:	4.7μF / 25V, X7R
C5:	0.1µF / 25V, X7R
R1,R2:	47 kΩ
R3:	910kΩ, R3=(Voltage at IREF-VSS)/IREF
Q1:	FDN338P
Q2:	FDN335N
Note:	
VDD:	1.65~3.3V
VCC IN:	11.5V~12.5V



4. I-C Interface I ming Characteristics	4.	I ² C	Interface	Timing	Characteristics
---	----	------------------	-----------	--------	-----------------

Symbol	Description	Min.	Max.	Unit
tcycle	Clock Cycle Time	2.5	-	μs
t hstart	Start Condition Hold Time	0.6	-	μs
4	Data Hold Time (for "SDAout" Pin)	0		
thD	Data Hold Time (for "SDAIN" Pin)	300	-	IIS
tsd	Data Setup Time	100	-	ns
t sstart	Start Condition Setup Time (Only relevant for a repeated Start condition)	0.6	-	μs
tsstop	Stop Condition Setup Time	0.6	-	μs
tr	Rise Time for Data and Clock Pin	-	300	ns
t _F	Fall Time for Data and Clock Pin	-	300	ns
tidle	Idle Time before a New Transmission can Start	1.3	-	μs

* (V_{DD} - V_{SS}=1.65V to 3.3V, Ta=25 $^{\circ}$ C)





4.1 I²CInterface with Internal Charge Pump

Please designing the electronic switch circuit on user's main board, otherwise current leakage could happen.





Recommended Components:

	1
C1,C2:	1μF / 16V, X5R
C3:	2.2µF / 25V
C4:	4.7µF / 25V, X7R
C5:	0.1µF / 25V, X7R
R1,R2:	47 kΩ
R3:	910kΩ, R3=(Voltage at IREF-VSS)/IREF
R4, R5:	4.7 kΩ
Q1:	FDN338P
Q2:	FDN335N
Note:	
VDD:	1.65~3.3V
VCC_IN:	11.5V~12.5V

The I²C slave address is 0111100b'. If the customer ties D/C# to VDD, the I²C slave address will be 0111101b'.



TIMING OF POWER SUPPLY

1. Commands

Refer to the Technical Manual for the SSD1309.

2. Power Down and Power up Sequence

To protect OEL panel and extend the panel life time, the driver IC power up / down routine should include a delay period between high voltage and low voltage power sources during turn on / off. It gives the OEL panel enough time to complete the action of charge and discharge before / after the operation.

- 2.1 Power up Sequence:
 - 1. Power up VDD
 - 2. Send Display off command
 - 3. Initialization
 - 4. Clear Screen
 - 5. Power up Vcc
 - 6. Delay 100ms (When V_{CC} is stable)
 - 7. Send Display on command
- 2.2 Power down Sequence:
 - 1. Send Display off command
 - 2. Power down Vcc
 - 3. Delay 100ms (When V_{CC} is reach 0 and panel is completely discharges) 4. Power down VDD





Note 8:

- 1) Since an ESD protection circuit is connected between VDD and VCC inside the driver IC, VCC becomes lower than VDD whenever VDD is ON and VCC is OFF.
- 2) Vcc should be kept float (disable) when it is OFF.
- 3) Power Pins (V_{DD}, V_{CC}) can never be pulled to ground under any circumstance.
- 4) V_{DD} should not be power down before V_{CC} power down.

3. Reset Circuit Power

When RES# input is low, the chip is initialized with the following status:

- 1. Display is OFF
- 2. 128×64 Display Mode
- 3. Normal segment and display data column and row address mapping (SEG0 mapped to column address 00h and COM0 mapped to row address 00h)
- 4. Shift register data clear in serial interface
- 5. Display start line is set at display RAM address 0
- 6. Column address counter is set at 0
- 7. Normal scan direction of the COM outputs
- 8. Contrast control register is set at 7Fh
- 9. Normal display mode (Equivalent to A4h command)



4. Actual Application Example

Command usage and explanation of an actual example

4.1 V_{CC} Supplied Externally

<Power up Sequence>



If the noise is accidentally occurred at the displaying window during the operation, please reset the display in order to recover the display function.



<Power down Sequence>





ł

```
write i(0x32);
       write i(0xa1); /*set segment remap*/
       write i(0xa6); /*set normal display*/
       write i(0xa8); /*set multiplex ratio*/
       write i(0x3f); / 1/64*/
       write i(0xc8); /*set com scan direction*/
       write i(0xD3); /*set display offset*/
       write i(0x00);
       write i(0xD5); /*set display clock divide/oscillator frequency*/
       write_i(0xa0);
       write i(0xd9);
       write i(0xf1);
       write i(0xda); /*set com pin configuation*/
       write i(0x12);
       write i(0x91);
       write i(0x3f);
       write i(0x3f);
        write i(0x3f);
         write i(0x3f);
       write i(0xaf); /*set display on*/
}
void write i(unsigned char ins)
{
    RS=0;
    CS=0;
    WR=0;
    P1=ins;
    WR=1;
    CS=1;
}
void write d(unsigned char dat)
{
    RS=1;
    CS=0;
    WR=0;
    P1=dat;
    WR=1;
    CS=1;
}
void delay(unsigned int t)
ł
while(i>0)
ł
i--;
}
```



■ ELECTRO-OPTICAL CHARACTERISTICS (Ta=25°C)

Parameter		Symbol	Min.	Тур.	Max.	Unit	Conditions
Normal Mode Current Consumption		-	-	43	52	mA	All pixels on
Standby Mode Current Consumption		-	-	0.5	1.5	mA	Standby mode 10% pixels on
Normal Mode Power Consumption		-	-	TBD	TBD	mW	All pixels on
Standby Mode Power Consumption		-	-	6.5	19.5	mW	Standby mode 10% pixels on
Brightness		Lbr	90	110	-	cd/m ²	White
Color	White	CIE x	0.24	0.28	0.32	CIE1021	Doulture out
Coordinate	white	CIE y	0.28	0.32	0.36	CIE1931	Darkroom
Contrast Ratio		Cr	2000:1	-	-	-	Darkroom
Viewing Angle	Uniformity	$\Delta \theta$	160	-	-	Degree	-

Note:

VDD is 2.8V, set VDD selection (0xad)=(0x40),

VDD is 1.8V, set VDD selection (0xad)=(0x60) contrast setting is shown below.

(1) Normal mode condition:

- Driving voltage: 12V
- Contrast setting: 0x3e
- Frame rate: 105Hz
- Duty setting: 1/64

(2) Standby mode condition:

- Driving voltage: 12V
- Contrast setting: 0x00
- Frame rate: 105Hz
- Duty setting: 1/64



■ INTERFACE DESCRIPTION

Pin No.	Symbol	I/O	Description				
Power	Power Supply						
11	VDD	Р	Power Supply for Logic Circuit This is a voltage supply pin. It must be connected to external source.				
2	VSS	Р	Ground of Logic Circuit This is a ground pin. It acts as a reference for the logic pins. It must be connected to external ground				
30	VCC	Р	Power Supply for OEL Panel This is the most positive voltage supply pin of the chip. A stabilization capacitor should be connected between this pin and VSS when the converter is used. It must be connected to external source when the converter is not used				
Driver							
28	IREF	Ι	Current Reference for This pin is segment curr between this pin and Vss	Brightness Adjustment rent reference pin. A resi s. Set the current at 12.5µ.	stor should be connected A maximum.		
29	VCOMH	0	Voltage Output High L This pin is the input pin A capacitor should be co	evel for COM Signal for the voltage output hig nnected between this pin	th level for COM signals. and Vss.		
Interfa	ce						
16	RES#	Ι	Power Reset for Controller and Driver This pin is reset signal input. When the pin is low, initialization of the chip is executed. Keep this pin pull high during normal operation				
12 13	BS1 BS2	Ι	Communicating Protoc These pins are MCU integration I ² C 4-wire SPI 8-bit 80XX Parallel 8-bit 68XX Parallel	erface selection input. See BS1 1 0 1 0 1 0	e the following table: BS2 0 0 1 1 1		
15	CS#	Ι	Chip Select This pin is chip select in only when CS# is pulled	put. The chip is enabled a low.	for MCU communication		
17	D/C#	Ι	Data/Command ControlThis pin is Data/Command control pin. When the pin is pulled high, theinput at D7~D0 is treated as display data. When the pin is pulled low, theinput at D7~D0 will be transferred to the command register.When the pin is pulled high and serial interface mode is selected, the dataat SDIN will be interpreted as data. When it is pulled low, the data at SDINwill be transferred to the command register. In I²C mode, this pin acts asSA0 for slave address selection.For detail relationship to MCU interface signals, please refer to the timingcharacteristics Diagrams.				
19	E/RD#	Ι	Read / Write Enable or This pin is MCU inter microprocessor, this pin operation is initiated whe When connecting to an (RD#) signal. Data read and CS# is pulled low. When serial or I ² C mode	Read face input. When interf will be used as the Enal en this pin is pulled high a 80XX-microprocessor, th operation is initiated wh	facing to a 68XX-series ble(E) signal. Read/write and the CS# is pulled low. his pin receives the Read then this pin is pulled low to be connected to V_{SS} .		



18	R/W#	Ι	Read / Write Select or WriteThis pin is MCU interface input. When interfacing to a 68XX-seriesmicroprocessor, this pin will be used as Read/Write (R/W#) selection input.Pull this pin to "High" for read mode and pull it to "Low" for write mode.When 80XX interface mode is selected, this pin will be the Write (WR#)input. Data write operation is initiated when this pin is pulled low and theCS# is pulled low.When serial or I ² C mode is selected, this pin must be connected to V _{SS} .
20~27	D0~D7	I/O	Host Data Input/Output Bus These pins are 8-bit bi-directional data bus to be connected to the microprocessor's data bus. When serial mode is selected, D1 will be the serial data input SDIN and D0 will be the serial clock input SCLK. When I ² C mode is selected, D2 & D1 should be tired together and serve as SDAout & SDAin in application and D0 is the serial clock input SCL. Unused pins must be connected to Vss except for D2 in serial mode.
Reserve			
$ \begin{array}{c c} 1 \\ 3 \sim 10 \\ 14 \\ 31 \end{array} $	N.C.(GND)	-	Reserved Pin (Supporting Pin) The supporting pins can reduce the influences from stresses on the function pins. These pins must be connected to external ground as the ESD protection circuit.



No.	Test Item		Test Condition	Remark	
1	High Tempe	rature Storage Test	85°C ± 2°C / 120Hrs.	1. After testing, the function test is ok.	
2	Low Temper	rature Storage Test	-40°C± 2°C / 120Hrs.	 After testing, no addition to the defect. After testing, the change 	
3	High Tempe	rature Operating Test	70°C ± 2°C / 240Hrs.	of luminance should be within $\pm 50\%$ of initial value. 4. After testing, the change	
4	Low Temper	rature Operating Test	$-40^{\circ}C \pm 2^{\circ}C / 120Hrs.$	for the mono and area color must be within (± 0.02 , ± 0.02) and for the full color it must be within (± 0.04 , ± 0.04) of initial value based on 1931 CIE coordinates.	
5	High Temper Humidity Op	rature and High peration Test	60°C, 90%RH 120Hrs.		
6	Thermal Shock Test (Non-operating)		-40±2°C ~ 25±2°C ~ 85±2°C (30Min.) (3Min.) (30Min.) 100Cycles	5. After testing, the change of total current consumption should be within $\pm 50\%$ of initial value.	
7	Vibration Test (Packing) Frequency: 10~55~10Hz, amplitu de 1.5mm, 1 hour for each direction x, y, z		1. One box for each test.	and the electrical defacts	
8	Drop (Packing) Height: 1 m, each time for 6 sides, 3 edges, 1 angle		2. No addition to the cosmetic a	and the electrical defects.	

Note 1: For each reliability test, the sample quantity is 3, and only for one test item.

Note 2: The HTHHS test is requested the Pure Water (Resistance > $10M\Omega$).



■ OUTGOING QUALITY CONTROL SEPCIFICATION

1. Environment Required

Customer's test & measurement are required to be conducted under the following conditions:

Temperature:	$23 \pm 5^{\circ}C$				
Humidity:	$55 \pm 15\%$ RH				
Fluorescent Lamp:	30W				
Distance between the Panel & Lamp:	≥ 50cm				
Distance between the Panel & Eyes of the Inspector:	≥ 30cm				
Finger glove (or finger cover) must be worn by the inspector.					
Inspection table or jig must be anti-electrostatic.					

2. Sampling Plan

Level II, Normal Inspection, Single Sampling, MIL-STD-105E.

3. Criteria & Acceptable Quality Level

Partition	AQL	Definition
Major	0.65	Defects in Pattern Check (Display On)
Minor	1.0	Defects in Cosmetic Check (Display Off)

3.1 Cosmetic Check (Display Off) in Non-Active Area

Check Item	Classification	Criteria
Panel General Chipping	Minor	X > 6mm (Along with Edge) Y > 1mm (Perpendicular to edge)



3.2 Cosmetic Check (Display Off) in Non-Active Area (Continued)

Check Item	Classification	Criteria
Panel Crack	Minor	Any crack is not allowable.
Copper Exposed (Even pin or Film)	Minor	Not Allowable by Naked Eye Inspection.
Film or Trace Damage	Minor	
Probe Mark on Terminal Lead	Acceptable	
Glue or Contamination on Pin (Couldn't Be Removed by Alcohol)	Minor	
Ink Marking on Back Side of panel (Exclude on Film)	Acceptable	Ignore for Any



3.3 Cosmetic Check (Display Off) in Active Area

It is recommended to execute in clear room environment (class 10k) if actual in necessary.

Check Item	Classification	Criteria
Any Dirt & Scratch on Protective Film	Acceptable	Ignore for not Affect the Panel
Scratches, Fiber, Line-Shape Defect (On Display)	Minor	$W \le 0.1$ Ignore $W > 0.1$ $L \le 2$ $L \ge 2$ $n \le 1$ $L > 2$ $n = 0$
Dirt, Black Spot, Foreign Material (On Display)	Minor	$ \begin{array}{ll} \phi \leq 0.1 & \text{Ignore} \\ 0.1 < \phi \leq 0.25 & n \leq 1 \\ 0.25 < \phi & n = 0 \end{array} $
Dent, Bubbles, White spot (Any Transparent Spot on Display)	Minor	$\varphi \le 0.5$ Ignore if no influence on Display $0.5 < \varphi$ $n = 0$
Fingerprint, Flow Mark (On Panel)	Minor	Not Allowable

* Protective film should not be tear off when cosmetic check.

** Definition of W & L & φ (Unit: mm): $\varphi = (a + b) / 2$





3.4 Pattern Check (Display On) in Active Area

Check Item	Classification	Criteria
No Display	Major	
Missing Line	Major	
Pixel Short	Major	
Darker Pixel	Major	
Wrong Display	Major	
Un-uniform	Major	



■ CAUTIONS IN USING OLED MODULE

• Precautions for Handing OLED Module

1. OLED module consists of glass and polarizer. Pay attention to the following items when handing:

1.1 Avoid drop from high, avoid excessive impact and pressure.

1.2 Do not touch, push or rub the exposed polarizers with anything harder than an HB pencil lead.

1.3 If the surface becomes dirty, breathe on the surface and gently wipe it off with a soft dry cloth. If it is terrible dirty, moisten the soft cloth with Isopropyl alcohol or Ethyl alcohol. Other solvents may damage the polarizer. Especially water, Ketone and Aromatic solvents.

1.4 Wipe off saliva or water drops immediately, contact the polarizer with water over a long period of time may cause deformation.

1.5 Please keep the temperature within specified range for use and storage. Polarization degradation, bubble generation or polarizer peeling-off may occur with high temperature and high humidity.

1.6 Condensation on the surface and the terminals due to cold or anything will damage, stain or dirty the polarizer, so make it clean as the way of 1.3.

2. Do not attempt to disassemble or process the OLED Module.

3. Make sure the TCP or the FPC of the Module is free of twisting, warping and distortion, do not pull or bend them forcefully, especially the soldering pins. On the other side, the SLIT part of the TCP is made to bend in the necessary case.

4. When assembling the module into other equipment, give the glass enough space to avoid excessive pressure on the glass, especially the glass cover which is much more fragile.

5. Be sure to keep the air pressure under 120kPa, otherwise the glass cover is to be cracked.

6. Be careful to prevent damage by static electricity:

6.1 Be sure to ground the body when handling the OLED Modules.

6.2 All machines and tools required for assembling, such as soldering irons, must be properly grounded.

6.3 Do not assemble and do other work under dry conditions to reduce the amount of static electricity generated. A relative humidity of $50\% \sim 60\%$ is recommended.

6.4 Peel off the protective film slowly to avoid the amount of static electricity generated.

6.5 Avoid to touch the circuit, the soldering pins and the IC on the Module by the body.

6.6 Be sure to use anti-static package.

7. Contamination on terminals can cause an electrochemical reaction and corrade the terminal circuit, so make it clean anytime.

8. All terminals should be open, do not attach any conductor or semiconductor on the terminals.

- 9. When the logic circuit power is off, do not apply the input signals.
- 10. Power on sequence: VDD (logic voltage) → VCC (driving voltage), and power off sequence: VCC (driving voltage) → VDD (logic voltage).

11. Be sure to keep temperature, humidity and voltage within the ranges of the spec., otherwise shorten Module's life time, even make it damaged.

12. Be sure to drive the OLED Module following the Specification and Datasheet of IC controller, otherwise something wrong may be seen.

13. When displaying images, keep them rolling, and avoid one fixed image displaying more than 30 seconds, otherwise the residue image is to be seen. This is the speciality of OLED.



• Precautions for Soldering OLED Module

- 1. Soldering temperature: $260^{\circ}C \pm 10^{\circ}C$.
- 2. Soldering time: 3~4 sec.
- 3. Repeating time: no more than 3 times.

4. If soldering flux is used, be sure to remove any remaining flux after finishing soldering operation. (This does not apply in the case of a non-halogen type of flux.) It is recommended to protect the surface with a cover during soldering to prevent any damage due to flux spatters.

• Precautions for Storing OLED Module

1. If the module cannot be used up in 3 months, make sure to seal the module in the vacuum bag with desiccant.

2. Store the Module in a dark place, do not expose to sunlight or fluorescent light.

3. The polarizer surface should not touch any other objects. It is recommended to store the Module in the shipping container.

4. It is recommended to keep the temperature between 0°C and 30°C, the relative humidity not over 60%.

♦ Limited Warranty

Unless agreed between All Shore and customer, All Shore will replace or repair any of its OLED modules which are found to be functionally defective when inspected in accordance with All Shore OLED acceptance standards (copies available upon request) for a period of one year from date of production. Cosmetic / Visual defects must be returned to All Shore within 90days of shipment. Confirmation of such data shall be based on data code on product. The warranty liability of All Shore limited to repair and / or replacement on the terms set forth above. All Shore will not be responsible for any subsequent or consequential events.

◆ Return OLED Module Under Warranty

No warranty can be granted if the precautions stated above have been disregarded. The typical examples of violations are:

- Broken OLED glass.
- PCB eyelet is damaged or modified.
- PCB conductors damaged.
- Circuit modified in any way, including addition of components.
- PCB tampered with by grinding, engraving or painting varnish.
- Soldering to or modifying the bezel in any manner.

Module repairs will be invoiced to the customer upon mutual agreement. Modules must be returned with sufficient description of the failures or defects. Any connectors or cable installed by the customer must be removed completely.

PRIOR CONSULT MATTER

1. For All Shore standard products, we keep the right to change material, process... for the product property without notice on our customer.

2. For OEM products, if any change needed which may affect the product property, we will consult with our customer in advance.

3. If you have special requirement about reliability condition, please let us know before you start the test on our sample.