

No.	Items	Specification	Unit
1	Display Mode	Passive Matrix OLED	-
2	Display Color	65K/262K	-
3	Duty	1/128	-
4	Resolution	160(H) x 128(V)	Pixel
5	Active Area	35.015 (W) x 28.012 (H)	$mm^2$
6	Outline Dimension	42.70 (W) x 33.40 (H) x 2.01 (D)	$\text{mm}^3$
7	Dot Pitch	0.073 (W) x 0.219 (H)	$\text{mm}^2$
8	Dot Size	0.048 (W) x 0.199 (H)	$\text{mm}^2$
9	Aperture Rate	60	%
10	Driver IC	SSD1353	-
11	Interface	8/9/16/18bit 6800/8080-series parallel, SPI	-
12	Weight	5.92±10%	g



#### **REVISION RECORD**

REV NO.	REV DATE	CONTENTS	REMARKS
1.0	2013-08-06	First Release	



# **CONTENT**

- PHYSICAL DATA
- EXTERNAL DIMENSIONS
- ABSOLUTE MAXIMUM RATINGS
- ELECTRICAL CHARACTERISTICS
- TIMING OF POWER SUPPLY
- ELECTRO-OPTICAL CHARACTERISTICS
- INTERFACE PIN CONNECTIONS
- RELIABILITY TESTS
- OUTGOING QUALITY CONTROL SPECIFICATION
- CAUTIONS IN USING OLED MODULE




## **■ PHYSICAL DATA**

No.	Items	Specification	Unit
1	Display Mode	Passive Matrix OLED	-
2	Display Color	65K/262K	-
3	Duty	1/128	-
4	Resolution	160(H) x 128(V)	Pixel
5	Active Area	35.015 (W) x 28.012 (H)	$mm^2$
6	Outline Dimension	42.70 (W) x 33.40 (H) x 2.01 (D)	mm <sup>3</sup>
7	Dot Pitch	0.073 (W) x 0.219 (H)	$mm^2$
8	Dot Size	0.048 (W) x 0.199 (H)	$\text{mm}^2$
9	Aperture Rate	60	%
10	Driver IC	SSD1353	-
11	Interface	8/9/16/18bit 6800/8080-series parallel, SPI	-
12	Weight	5.92±10%	g



#### ■ EXTERNAL DIMENSIONS





#### ■ ABSOLUTE MAXIMUM RATINGS

Items	Symbol	Min	Typ.	Max	Unit	Notes
Supply voltage	V <sub>CI</sub>	-0.5	-	3.5	V	-
Supply voltage	Vcc	10	-	21	V	-
Operating temperature	Тор	-40	-	70	$^{\circ}$ C	-
Storage temperature	Tst	-40	_	85	$^{\circ}$ C	-
Life time(80cd/m <sup>2</sup> )	-	12,000	-	-	hour	1
Life time(60cd/m <sup>2</sup> )	-	16,000	-	-	hour	2
Humidity	-	_	-	85	%RH	-

#### Note:

(A) Under Vcc = 17V, Ta = 25°C, 50% RH.

(B) Life time is defined the amount of time when the luminance has decayed to less than 50% of the initial measured luminance.

(1) Setting of 80  $cd/m^2$ :

- Master contrast setting: 0x0f

Frame rate: 85Hz
Duty setting: 1/128
(2) Setting of 60 cd/m²:

- Master contrast setting: 0x0b

Frame rate: 85HzDuty setting: 1/128



# ■ ELECTRICAL CHARACTERISTICS

# **♦DC** Characteristics

Items	Symbol	Conditions	Min	Typ.	Max	Unit
Driver power supply	$V_{CC}$		16.5	17.0	17.5	V
Low voltage power supply	$V_{\mathrm{CI}}$		2.4	2.8	3.5	V
Logic I/O operating voltage	$V_{ m DDIO}$		1.6	1.8	V <sub>CI</sub>	V
High level input	$V_{ m IH}$	$I_{OUT} = 100 \mu\text{A}, 3.3 \text{MH}$	$0.8 \mathrm{x} \mathrm{V}_{\mathrm{DDIO}}$	-	$V_{DDIO}$	V
Low level input	$V_{ m IL}$	$I_{OUT} = 100 \mu\text{A}, 3.3 \text{MH}$	0	-	$0.2 \mathrm{x}  \mathrm{V}_{\mathrm{DDIO}}$	V
High level output	V <sub>OH</sub>	$I_{OUT} = 100 \mu\text{A}, 3.3 \text{MH}$	0.9xV <sub>DDIO</sub>	-	$V_{\mathrm{DDIO}}$	V
Low level output	Vol	$I_{OUT} = 100 \mu\text{A}, 3.3 \text{MH}$	0	-	$0.1 \text{xV}_{\text{DDIO}}$	V
Operating current for V <sub>CI</sub>	I <sub>CI</sub>	Contrast=FF	-	890	980	uA
Operating current for V <sub>CC</sub>	I <sub>CC</sub>	Contrast=FF	-	8.9	10.0	mA
Segment output current	T	Contrast=FF	-	160	175	uA
setting	I <sub>SEG</sub>	Contrast=7F	-	80	-	uA




## **♦**AC Characteristics

1. 80XX-Series MPU Parallel Interface Timing Characteristics:

$(V_{DD} - V_{SS} = 2.4 \text{ to } 2.6 \text{V}, V_{DDIO} = 1.6 \text{V}, T_A =$	= 25°C)	ı
---	---------	---

Symbol	Parameter	Min	Тур	Max	Unit
t <sub>cycle</sub>	Clock Cycle Time	300	-	-	ns
t <sub>AS</sub>	Address Setup Time	0	-	-	ns
t <sub>AH</sub>	Address Hold Time	0	-	-	ns
t <sub>DSW</sub>	Write Data Setup Time	40	-	-	ns
t <sub>DHW</sub>	Write Data Hold Time	7	-	-	ns
t <sub>DHR</sub>	Read Data Hold Time	20	-	-	ns
toH	Output Disable Time	-	-	70	ns
t <sub>ACC</sub>	Access Time	-	-	140	ns
PW <sub>CSL</sub>	Chip Select Low Pulse Width (read)	120	-	-	ns
	Chip Select Low Pulse Width (write)	60			
PWcsh	Chip Select High Pulse Width (read)	60	-	-	ns
	Chip Select High Pulse Width (write)	60			
t <sub>R</sub>	Rise Time	-	-	15	ns
tr	Fall Time	-	-	15	ns



8080-series MPU parallel interface characteristics



#### 2. Graphic Display Data Ram Address Map


The GDDRAM is a bit mapped static RAM holding the bit pattern to be displayed. The size of the RAM is 160x132x18bits.

For mechanical flexibility, re-mapping on both Segment and Common outputs can be selected by software.

For vertical scrolling of the display, an internal register storing display start line can be set to control the portion of the RAM data to be mapped to the display. Each pixel has 18-bit data. Each sub-pixels for color A, B and C have 6 bits. The arrangement of data pixel in graphic display data RAM is shown below.

	Data	A5	B5	C5	A5	B5	C5	A5	 	C5	A5	B5	C5	
	Format	A4	B4	C4	A4	B4	C4	A4	 	C4	A4	B4	C4	
_		A3	B3	C3	A3	B3	C3	A3	 	C3	A3	B3	C3	
Common		A2	B2	C2	A2	B2	C2	A2	 	C2	A2	B2	C2	
Address		A1	B1	C1	A1	B1	C1	A1	 	C1	A1	B1	C1	
		A0	B0	C0	A0	B0	C0	A0	 	C0	A0	B0	C0	Common
Normal	Remapped													output
0	131	6	6	6	6	6	6	6	 	6	6	6	6	COM0
1	130	6	6	6					 					COM1
2	129		Λ						 					COM2
3	128								 					COM3
4	127								 					COM4
5	126								 					COM5
6	125			no of b	its in thi	s cell			 					COM6
7	124								 					COM7
:	:	:	:	:	:	:	:	:	 	:	:	:	:	
:	:	:	:	:	:	:	:	:	 	:	:	:	:	
:	:	:	:	:	:	:	:	:	 	:	:	:	:	
127	4								 					
128	3								 					COM128
129	2								 					COM129
130	1								 					COM130
131	0								 					COM131
SEG	output	SA0	SB0	SC0	SA1	SB1	SC1	SA2	 	SC158	SA159	SB159	SA159	l

#### 3. Application Circuit



#### Component:

C1, C6: 4.7 uF/25 ~ 35V Tantalum type capacitor.

C2, C3, C4: 1uF/ 16V

C5: 0.1uF/ 16V R1: 1.2M ohm 1% R2: 50ohm 1/4W

D1 and D2: RB480K (ROHM)

This circuit is for 8080 16bits interface.

#### 4. Command Table

Refer to IC Spec: SSD1353




#### ■ TIMING OF POWER SUPPLY

#### 1.POWER ON/OFF SEQUENCE

#### Power ON sequence:


- 1. Power ON Vci, VDDIO.
- 2. After Vci, Vddio become stable, set RES# pin LOW (logic low) for at least 100us (t<sub>1</sub>) and then HIGH(logic high).
- 3. After set RES# pin LOW (logic low), wait for at least 100us (t2). Then Power ON Vcc.(1)
- 4. After Vcc become stable, send command AFh for display ON. SEG/COM will be ON after 200ms(t<sub>AF</sub>).




The Power ON sequence.

#### Power OFF sequence:

- 1. Send command AEh for display OFF.
- 2. Power OFF Vcc.(1), (2)
- 3. Wait for toff. Power OFF Vci,, VDDIO. (Where Minimum toff=80ms, Typical toff=100ms)





#### Note:

- (1) Since an ESD protection circuit is connected between Vci, Vbblo and Vcc, Vcc becomes lower than Vci whenever Vci, Vbblo is ON and Vcc is OFF as shown in the dotted line of Vcc in above figures.
- (2) Vcc should be disabled when it is OFF.



# ■ ELECTRO-OPTICAL CHARACTERISTICS (Ta=25°C)

Items	Symbol	Min.	Тур.	Max.	Unit	Remark	
Pixel lumina	ance	L	60	80	-	cd/m <sup>2</sup>	Display average
Standby mode lur	ninance	L	-	20	-	cd /m <sup>2</sup>	
Response tir	ne	-	-	10	-	μs	
Normal mode c	urrent	-	-	39	41	mA	1
Standby mode c	urrent	-	-	3	5	mA	2
Normal mode power c	onsumption	-	-	663	697	mW	1
Standby mode power of	Standby mode power consumption			51	85	mW	2
	White	CIE x	0.27	0.31	0.35		
		CIE y	0.29	0.33	0.37	GIF 1021	
	Red	CIE x	0.62	0.66	0.70		
Color Coordinate		CIE y	0.29	0.33	0.37		
Color Coordinate	C	CIE x	0.26	0.30	0.34	CIE1931	Darkroom
	Green	CIE y	0.59	0.63	0.67		
	D1	CIE x	0.10	0.14	0.18		
	Blue	CIE y	0.14	0.18	0.22		
Contrast Ra	Contrast Ratio*			-	-		Darkroom
Viewing Angle U	niformity	Δθ	160	-	-	Degree	-

#### Normal mode condition:

Driving Voltage : 17VContrast setting : 0x0f

Frame rate: 85HzDuty setting: 1/128

# Standby mode condition:

Driving Voltage: 17VContrast setting: 0x05


- Frame rate : 85Hz

- Duty setting: 1/128




#### ■ INTERFACE PIN CONNECTIONS

#### 1.FUNCTION BLOCK DIAGRAM



#### 2.PANEL LAYOUT DIAGRAM





#### **3.PIN ASSIGNMENTS**

PIN NO	PIN NAME	DESCRIPTION
1	VCC	Power supply for panel driving voltage.
2	VCOMH	A capacitor should be connected between this pin and VSS.
3	VLSS	Analog system ground pin.
4	VSS	Ground pin.
5	VBREF	Connect to ground with a capacitor.
6	VSL	This is segment voltage reference pin.
7	VCI	Low voltage power supply.
8	VPP	Connect to VDD.
9	VDD	Power supply input for logic.
10	VDDIO	Power supply for interface logic level.lt should be match with the MCU interface voltage level.  VDDIO must always be equal or lower than VCI.
11.	REGVDD	Internal VDD regulator selection pin. When this pin is pulled high,internal VDD regulator is enabled. When this pin is pulled low,external VDD regulator is used.
12	BS0	
13	BS1	
14	BS2	Interface selection pins.
15	BS3	
16	FR	It should be kept NC.
17	CSB	This pad is the chip select input. Low active.
18	RESB	This is a reset signal input. Low active.
19	DC	D/C="H": Data. D/C="L": Command.
20	RW	When connected to 8080-series MPU. WR pin. When RW ="L": Write signal input. When connected to 6800-series MPU. When RW ="H": Read. When RW ="L": Write.
21	E	When connected to 8080-series MPU. RD pin. When E ="L": Read signal input. When connected to 6800-series MPU. Enable clock input of the 6800 series MPU.
22	D0	18 bit / 16bit / 9bit / 8 bit Data bus I/O.
23	D1	
24	D2	
25	D3	
26	D4	
27 28	D5 D6	
29	D7	
30	D8	



31	D9	
32	D10	
33	D11	
34	D12	
35	D13	
36	D14	
37	D15	
38	D16	
39	D17	
40	IREF	A resistor should be connected between this pin and VSS.
41	VSS	Ground pin.
42	VLSS	Analog system ground pin.
43	VCOMH	A capacitor should be connected between this pin and VSS.
44	VCC	Power supply for panel driving voltage.
45	NC	No connection.

# ALL CHARE INDICTRICS

# ASI-O-177HADDH80/M

## **■ RELIABILITY TESTS**

	Item	Condition	Criterion			
High Te	emperature Storage (HTS)	85±2°C, 240 hours	<ol> <li>After testing, the function test is ok.</li> <li>After testing, no addition to the defect.</li> </ol>			
High Ter	mperature Operating (HTO)	70±2°C, 120 hours	3. After testing, the change of luminance should be within +/- 50% of initial value.			
Low Te	emperature Storage (LTS)	-40±2°C, 240 hours	4. After testing, the change for the mono and area color must be within (+/-0.02, +/-			
Low Ter	mperature Operating (LTO)	-40±2°C, 120 hours	0.02) and for the full color it must be within (+/-0.04, +/-0.04) of initial value based on			
High Tempe	erature / High Humidity Storage (HTHHS)	65±3°ℂ, 90%±3%RH, 96 hours	1931 CIE coordinates.  5. After testing, the change of total current consumption should be			
Thermal Shock (Non-operation) (TS)		-40±2°C ~ 25°C ~ 85±2°C (30min) (5min) (30min) 20cycles	within +/- 50% of initial value.			
Vibration (Packing)	10~55~10Hz,amplitu de 1.5mm, 1 hour for each direction x, y, z	1. One box for each test.				
Drop (Packing)	Height: 1 m, each time for 6 sides, 3 edges, 1 angle	2. No addition to the cosmetic and the electrical defects.				

Note: 1) For each reliability test, the sample quantity is 3, and only for one test item.

2) The HTHHS test is requested the Pure Water(Resistance  $\geq$  10M $\Omega$ ).




## **■OUTGOING QUALITY CONTROL SPECIFICATION**

#### **♦**Standard

According to GB/T2828.1-2003/ISO 2859-1: 1999 and ANSI/ASQC Z1.4-1993, General Inspection Level II.

### **♦** Definition

- 1 Major defect: The defect that greatly affect the usability of product.
- 2 Minor defect: The other defects, such as cosmetic defects, etc.
- 3 Definition of inspection zone:



Zone A: Active Area


Zone B: Viewing Area except Zone A

Zone C: Outside Viewing Area

Note: As a general rule, visual defects in Zone C are permissible, when it is no trouble of quality and assembly to customer's product.

# **♦**Inspection Methods

1 The general inspection : under 20W x 2 or 40W fluorescent light, about 30cm viewing distance, within 45° viewing angle, under 25±5°C.



2 The luminance and color coordinate inspection : By PR705 or BM-7 or the equal equipments, in the dark room, under  $25\pm5$  °C.

# **♦**Inspection Criteria

1 Major defect : AQL= 0.65

Item	Criterion	
	1. No display or abnormal display is not accepted	
Function Defect	2. Open or short is not accepted.	
	3. Power consumption exceeding the spec is not accepted.	
Outline Dimension	Dimension Outline dimension exceeding the spec is not accepted.	
Glass Crack	ass Crack Glass crack tends to enlarge is not accepted.	

2 Minor Defect : AQL= 1.5



Item	Criterion				
Spot Defect (dimming and lighting spot)	Size (mm)		Accepted Qty		
			Area A + Area B	Area C	
		$\Phi \leq 0.10$	Ignored		
	Y	$0.10 < \Phi \le 0.15$	3	Ignored	
		$0.15 < \Phi \le 0.20$	1		
		0.20<₽	0		
	Note: $\Phi = (x + y) / 2$				
Line Defect (dimming and lighting line)	L ( Length ): mm	W ( Width ): mm	Area A + Area B	Area C	
	/	$W \leq 0.03$	Ignored		
	L≦3.0	$0.03 < W \le 0.05$	2		
	L≦2.0	$0.05 < W \le 0.08$	1	Ignored	
	/	0.08 <w< td=""><td>As spot defect</td><td></td></w<>	As spot defect		
Remarks: The total of spot defect and line defect shall not exceed 4 pcs.					
Polarizer Stain	Stain which can be wiped off lightly with a soft cloth or similar cleaning is accepted, otherwise, according to the Spot Defect and the Line Defect.				
Polarizer Scratch	1. If scratch can be seen during operation, according to the criterions of the Spot Defect and the Line Defect.				
	2. If scratch can be seen only under non-operation or some special angle, the criterion is as below:				
	L ( Length ): mm	W ( Width ): mm	Area A + Area B	Area C	
	/	W ≤ 0.03	Ignore		
	5.0 <l≦10.0< td=""><td><math>0.03 &lt; W \le 0.05</math></td><td>2</td><td rowspan="3">Ignore</td></l≦10.0<>	$0.03 < W \le 0.05$	2	Ignore	
	L≦5.0	$0.05 < W \le 0.08$	1		
	/	0.08 <w< td=""><td>0</td></w<>	0		
Polarizer Air Bubble	Size		Area A + Area B	Area C	
		$\Phi \leq 0.20$	Ignored		
	<b>Y</b>	$0.20 < \Phi \leq 0.50$	2	Ignored	
	X	$0.50 < \Phi \le 0.80$	1		
		0.80<Ф	0		



Glass Defect (Glass Chiped)	1. On the corner (mm)		
	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$		
	3. On the other edges		
	Note: t: glass thickness; s: pad width; a: the length of the edge		
TCP Defect	Crack, deep fold and deep pressure mark on the TCP are not accepted		
Pixel Size	The tolerance of display pixel dimension should be within $\pm 20\%$ of the spec		
Luminance	Refer to the spec or the reference sample		
Color	Refer to the spec or the reference sample		



#### ■ CAUTIONS IN USING OLED MODULE

## **◆**Precautions For Handling OLED Module:

- 1. OLED module consists of glass and polarizer. Pay attention to the following items when handling:
  - i. Avoid drop from high, avoid excessive impact and pressure.
  - ii. Do not touch, push or rub the exposed polarizers with anything harder than an HB pencil lead.
  - iii. If the surface becomes dirty, breathe on the surface and gently wipe it off with a soft dry cloth. If it is terrible dirty, moisten the soft cloth with Isopropyl alcohol or Ethyl alcohol. Other solvents may damage the polarizer. Especially water, Ketone and Aromatic solvents.
  - iv. Wipe off saliva or water drops immediately, contact the polarizer with water over a long period of time may cause deformation.
  - v. Please keep the temperature within specified range for use and storage. Polarization degradation, bubble generation or polarizer peeling-off may occur with high temperature and high humidity.
  - vi. Condensation on the surface and the terminals due to cold or anything will damage, stain or dirty the polarizer, so make it clean as the way of iii.
- 2. Do not attempt to disassemble or process the OLED Module.
- 3. Make sure the TCP or the FPC of the Module is free of twisting, warping and distortion, do not pull or bend them forcefully, especially the soldering pins. On the other side, the SLIT part of the TCP is made to bend in the necessary case.
- 4. When assembling the module into other equipment, give the glass enough space to avoid excessive pressure on the glass, especially the glass cover which is much more fragile.
- 5. Be sure to keep the air pressure under 120 kPa, otherwise the glass cover is to be cracked.
- 6. Be careful to prevent damage by static electricity:
  - i. Be sure to ground the body when handling the OLED Modules.
  - ii. All machines and tools required for assembling, such as soldering irons, must be properly grounded.
  - iii. Do not assemble and do no other work under dry conditions to reduce the amount of static electricity generated. A relative humidity of 50%-60% is recommended.
  - iv. Peel off the protective film slowly to avoid the amount of static electricity generated.
  - v. Avoid to touch the circuit, the soldering pins and the IC on the Module by the body.
  - vi. Be sure to use anti-static package.
- 7. Contamination on terminals can cause an electrochemical reaction and corrade the terminal circuit, so make it clean anytime.
- 8. All terminals should be open, do not attach any conductor or semiconductor on the terminals.
- 9. When the logic circuit power is off, do not apply the input signals.
- 10. Power on sequence:  $V_{DD} \rightarrow V_{PP}$ , and power off sequence:  $V_{PP} \rightarrow V_{DD}$ .
- 11. Be sure to keep temperature, humidity and voltage within the ranges of the spec, otherwise shorten Module's life time, even make it damaged.
- 12. Be sure to drive the OLED Module following the Specification and Datasheet of IC controller, otherwise something wrong may be seen.

  One Edgewater Plaza, Staten Island, NY 10305 \* Tel. 718-720-0018 \* Fax. 718-720-0225 \* Email: sales@allshore.com



13. When displaying images, keep them rolling, and avoid one fixed image displaying more than 30 seconds, otherwise the residue image is to be seen. This is the speciality of OLED.

## **◆Precautions For Soldering OLED Module:**

- 1. Soldering temperature :  $260^{\circ}\text{C} \pm 10^{\circ}\text{C}$ .
- 2. Soldering time: 3-4 sec.
- 3. Repeating time: no more than 3 times.
- 4. If soldering flux is used, be sure to remove any remaining flux after finishing soldering operation. (This does not apply in the case of a non-halogen type of flux.) It is recommended to protect the surface with a cover during soldering to prevent any damage due to flux spatters.

## **◆** Precautions For Storing OLED Module:

- 1. Be sure to store the OLED Module in the vacuum bag with dessicant.
- 2. If the Module can not be used up in 1 month after the bag being opened, make sure to seal the Module in the vacuum bag with dessicant again.
- 3. Store the Module in a dark place, do not expose to sunlight or fluorescent light.
- 4. The polarizer surface should not touch any other objects. It is recommended to store the Module in the shipping container.
- 5. It is recommended to keep the temperature between 0°C and 30°C, the relative humidity not over 60%.

# **♦** Limited Warranty

Unless relevant quality agreements signed with customer and law enforcement, for a period of 12 months from date of production, all products (except automotive products) All Shore will replace or repair any of its OLED modules which are found to be functional defect when inspected in accordance with All Shore OLED acceptance standards (copies available upon request). Cosmetic/visual defects must be returned to All Shore within 90 days of shipment. Confirmation of such date should be based on freight documents. The warranty liability of All Shore is limited to repair and/or replacement on the terms above. All Shore will not be responsible for any subsequent or consequential events.

# **◆**Return OLED Module Under Warranty:

- 1. No warranty in the case that the precautions are disregarded.
- 2. Module repairs will be invoiced to the customer upon mutual agreement. Modules must be returned with sufficient description of the failures or defects.