

No.	Items	Specification	Unit
1	Display Mode	Passive Matrix OLED	-
2	Display Color	Monochrome (White)	-
3	Duty	1/32	-
4	Resolution	128(H) x 32 (V)	Pixel
5	Active Area	25.58 (W) x 6.38 (H)	mm
6	Outline Dimension	29.80 (W) x 14.50 (H) x 1.30 (D)	mm
7	Pixel Pitch	0.20 (W) x 0.20 (H)	mm
8	Pixel Size	0.18 (W) x 0.18 (H)	mm
9	Driver IC	SSD1306	-
10	Interface	8-bit parallel,3-/4-wire SPI,I2C	-
11	Weight	1.12	g



REVISION RECORD

REV NO.	REV DATE	CONTENTS	REMARKS
1.0	2011-10-24	Preliminary	
1.1	2012-12-19	Update life time	
2.0	2014-06-03	Old part # ASI-O-10412832D-OO-QWS/M	



CONTENT

- PHYSICAL DATA
- EXTERNAL DIMENSIONS
- ABSOLUTE MAXIMUM RATINGS
- ELECTRICAL CHARACTERISTICS
- TIMING OF POWER SUPPLY
- ELECTRO-OPTICAL CHARACTERISTICS
- INTERFACE PIN CONNECTIONS
- RELIABILITY TESTS
- OUTGOING QUALITY CONTROL SPECIFICATION
- CAUTIONS IN USING OLED MODULE




■ PHYSICAL DATA

No.	Items	Items Specification	
1	Display Mode	Passive Matrix OLED	-
2	Display Color	Monochrome (White)	-
3	Duty	1/32	-
4	Resolution	128(H) x 32 (V)	Pixel
5	Active Area	25.58 (W) x 6.38 (H)	mm
6	Outline Dimension	29.80 (W) x 14.50 (H) x 1.30 (D)	mm
7	Pixel Pitch	0.20 (W) x 0.20 (H)	mm
8	Pixel Size	0.18 (W) x 0.18 (H)	mm
9	Driver IC	SSD1306	-
10	Interface	8-bit parallel,3-/4-wire SPI,I2C	-
11	Weight	1.12	හ



■ EXTERNAL DIMENSIONS



■ ABSOLUTE MAXIMUM RATINGS

Items	Symbol	Min	Тур.	Max	Unit	Notes
Supply voltage for logic	$V_{ m DD}$	-0.3	-	4	V	1,2
Supply voltage for display	V_{CC}	0	-	11.0	V	1,2
Supply voltage for DC/DC	$V_{ m DDB}$	-0.3	-	5.0	V	1,2
Operating temperature	Тор	-40	-	70	$^{\circ}$	-
Storage temperature	Tst	-40	-	80	$^{\circ}$	-
Life time(100cd/m ²)	-	25,000	-	-	hour	3
Humidity	-	-	-	90	%RH	_

Note 1: All the above voltages are on the basis of $V_{SS} = 0V$.

Note 2: When this module is used beyond the above absolute maximum ratings, permanent breakage of the module may occur. Also, for normal operations, it is desirable to use this module under the conditions according to electro-optical characteristics. If this module is used beyond these conditions, malfunctioning of the module can occur and the reliability of the module may deteriorate.

Note 3: $V_{CC} = 7.25V$, $T_a = 25$ °C, 50% Checkerboard.

Software configuration follows Actual Application Example.

End of lifetime is specified as 50% of initial brightness reached. The average operating lifetime at room temperature is estimated by the accelerated operation at high temperature conditions.





■ ELECTRICAL CHARACTERISTICS

DC Characteristics

Items	Symbol	Conditions	Min	Тур.	Max	Unit
Supply voltage for logic	$V_{ m DD}$		1.65	2.8	3.3	V
Supply voltage for display (Supplied externally)	V_{CC}	Note 4 (Internal DC/DC disable)	7.0	7.25	7.5	V
Supply voltage for DC/DC	$V_{ m DDB}$	Internal DC/DC enable	3.3	-	4.2	V
Supply voltage for display (Generated by internal DC/DC)	V _{CC}	Note 4 (Internal DC/DC enable)	7.0	-	7.5	V
High level input	V_{IH}	$I_{OUT} = 100 \mu\text{A}, 3.3 \text{MH}$	$0.8 \times V_{DD}$	-	V_{DD}	V
Low level input	V_{IL}	$I_{OUT} = 100 \mu\text{A}, 3.3 \text{MH}$	0	-	$0.2 \times V_{DD}$	V
High level output	V _{OH}	$I_{OUT} = 100 \mu\text{A}, 3.3 \text{MH}$	0.9 x V _{DD}	-	$V_{ m DD}$	V
Low level output	Vol	$I_{OUT} = 100 \mu\text{A}, 3.3 \text{MH}$	0	-	0.1x V _{DD}	V
Operating current for V _{DD}	I_{DD}		-	180	300	μA
	, 	Note 5	-	3.3	4.1	mA
Operating current for V_{CC} (V_{CC} Supplied externally)	I_{CC}	Note 6	-	5.1	6.4	mA
37		Note 7	-	9.8	12.3	mA
Operating current for V _{DDB}		Note 5	-	10.0	12.5	mA
(V _{CC} Generated by internal	I_{DDB}	Note 6	-	15.5	19.4	mA
DC/DC)		Note 7	-	26.6	33.3	mA
Sleep mode current for V _{DD}	I _{DD,SLEEP}		-	1	5	μA
Sleep mode current for V _{CC}	I _{CC,SLEEP}		-	2	10	μA

Note 4: Supply Voltage for Display (V_{CC}) are subject to the change of the panel characteristics and the customer s request.

Note 5: $V_{DD} = 2.8V$, $V_{CC} = 7.25V$, 30% Display Area Turn on.

Note 6: V_{DD} = 2.8V, V_{CC} = 7.25V, 50% Display Area Turn on.

Note 7: $V_{DD} = 2.8V$, $V_{CC} = 7.25V$, 100% Display Area Turn on.

^{*} Software configuration follows Actual Application Example .




◆AC Characteristics

1. 80XX-Series MPU Parallel Interface Timing Characteristics:

Symbol	Description	Min	Max	Unit
t _{cycle}	Clock Cycle Time	300	-	ns
t _{AS}	Address Setup Time	10	-	ns
t _{AH}	Address Hold Time	0	-	ns
t_{DSW}	Write Data Setup Time	40	-	ns
t_{DHW}	Write Data Hold Time	7	-	ns
t_{DHR}	Read Data Hold Time	20	-	ns
t _{OH}	Output Disable Time	_	70	ns
t _{ACC}	Access Time	_	140	ns
t _{PWLR}	Read Low Time	120	-	ns
t_{PWLW}	Write Low Time	60	-	ns
t_{PWHR}	Read High Time	60	-	ns
t _{PWHW}	Write High Time	60	_	ns
t _{CS}	Chip Select Setup Time	0	-	ns
t _{CSH}	Chip Select Hold Time to Read Signal	0	_	ns
t _{CSF}	Chip Select Hold Time	20	_	ns
t _R	Rise Time	_	40	ns
t _F	Fall Time	_	40	ns

^{* (} V_{DD} - V_{SS} = 1.65V to 3.3V, T_a = 25°C)






2. 68XX-Series MPU Parallel Interface Timing Characteristics:

Symbol	Description	Min	Max	Unit	
t _{cycle}	Clock Cycle Time	300	-	ns	
t_{AS}	Address Setup Time	0	-	ns	
t_AH	Address Hold Time	0	-	ns	
t_{DSW}	Write Data Setup Time	40	-	ns	
t_{DHW}	Write Data Hold Time	7	-	ns	
t_{DHR}	Read Data Hold Time	20	_	ns	
t _{OH}	Output Disable Time	-	70	ns	
t _{ACC}	Access Time	-	140	ns	
DW	Chip Select Low Pulse Width (Read)	120		no	
PW_{CSL}	Chip Select Low Pulse width (Write)	60	_	ns	
DVA	Chip Select High Pulse Width (Read)	60			
PW _{CSH}	Chip Select High Pulse Width (Write)	60	_	ns	
t _R	Rise Time	-	- 40		
t	Fall Time	-	40	ns	

* $(V_{DD} - V_{SS} = 1.65V \text{ to } 3.3V, T_a = 25^{\circ}C)$






3. Serial Interface Timing Characteristics: (4-wire SPI)

Symbol	Description	Min	Max	Unit
t _{cycle}	Clock Cycle Time	100	-	ns
t _{AS}	Address Setup Time	15	_	ns
t _{AH}	Address Hold Time	15	-	ns
t _{CSS}	Chip Select Setup Time	20	-	ns
t _{CSH}	Chip Select Hold Time	10	-	ns
t _{DSW}	Write Data Setup Time	15	-	ns
t _{DHW}	Write Data Hold Time	15	-	ns
t _{CLKL}	Clock Low Time	20	-	ns
t _{CLKH}	Clock High Time	20	-	ns
t _R	Rise Time	_	40	ns
t _F	Fall Time	-	40	ns


* (V_{DD} - V_{SS} = 1.65V to 3.3V, T_a = 25°C)




4. Serial Interface Timing Characteristics: (3-wire SPI)

Symbol	Description	Min	Max	Unit
t _{cycle}	Clock Cycle Time	100	-	ns
t_{CSS}	Chip Select Setup Time	20	-	ns
t _{CSH}	Chip Select Hold Time	10	-	ns
t_{DSW}	Write Data Setup Time	15	-	ns
t_{DHW}	Write Data Hold Time	15	-	ns
t _{CLKL}	Clock Low Time	20	-	ns
t _{CLKH}	Clock High Time	20	-	ns
t _R	Rise Time	-	40	ns
t _F	Fall Time	-	40	ns

* (V_{DD} - V_{SS} = 1.65V to 3.3V, T_a = 25°C)








5. I²C Interface Timing Characteristics:

Symbol	Description	Min	Max	Unit
t_{cycle}	Clock Cycle Time	2.5	1	μs
t _{HSTART}	Start Condition Hold Time	0.6	-	μs
	Data Hold Time (for "SDA _{OUT} " Pin)	0		
t_{HD}	Data Hold Time (for "SDA _{IN} " Pin)	300	-	ns
t _{SD}	Data Setup Time	100	_	ns
t _{SSTART}	Start Condition Setup Time (Only relevant for a repeated Start condition)	0.6	-	μs
t_{SSTOP}	Stop Condition Setup Time	0.6	-	μs
t_R	Rise Time for Data and Clock Pin		300	ns
t _F	Fall Time for Data and Clock Pin		300	ns
t_{IDLE}	Idle Time before a New Transmission can Start	1.3	_	μs

^{* (} V_{DD} - V_{SS} = 1.65V to 3.3V, T_a = 25°C)





■ TIMING OF POWER SUPPLY

1. Commands

Refer to the Technical Manual for the SSD1306

2. Power down and Power up Sequence

To protect OEL panel and extend the panel life time, the driver IC power up/down routine should include a delay period between high voltage and low voltage power sources during turn on/off. It gives the OEL panel enough time to complete the action of charge and discharge before/after the operation.

 V_{cc}

 V_{DD}

V_{SS}/Ground

2.1 Power up Sequence:

- 1. Power up V_{DD} / V_{DDB}
- 2. Send Display off command
- 3. Initialization
- 4. Clear Screen
- 5. Power up V_{cc}
- Delay 100ms (When V_{CC} is stable)
- 7. Send Display on command

2.2 Power down Sequence:

- 1. Send Display off command
- 2. Power down V_{CC} / V_{DDB}
- Delay 100ms
 (When V_{CC} / V_{DDB} is reach 0 and panel is completely discharges)
- Power down V_{DD}

V_{DD}/V_{DDB} V_{SS}/Ground Display off V_{CC} / V_{DDB} off V_{CC}/V_{DDB}

 V_{DD} / V_{DDB} on V_{CC} on

Display on

Note 8:

- 1) Since an ESD protection circuit is connected between V_{DD} and V_{CC} inside the driver IC, V_{CC} becomes lower than V_{DD} whenever V_{DD} is ON and V_{CC} is OFF.
- 2) V_{CC} / V_{DDB} should be kept float (disable) when it is OFF.
- 3) Power Pins (V_{DD}, V_{CC}, V_{DDB}) can never be pulled to ground under any circumstance.
- 4) V_{DD} should not be power down before V_{CC} / V_{DDB} power down.

3. Reset Circuit

When RES# input is low, the chip is initialized with the following status:


- 1. Display is OFF
- 2. 128×32 Display Mode
- Normal segment and display data column and row address mapping (SEG0 mapped to column address 00h and COM0 mapped to row address 00h)
- 4. Shift register data clear in serial interface
- 5. Display start line is set at display RAM address 0
- 6. Column address counter is set at 0
- 7. Normal scan direction of the COM outputs
- 8. Contrast control register is set at 7Fh
- 9. Normal display mode (Equivalent to A4h command)

4. Actual Application Example

Command usage and explanation of an actual example


4.1 V_{CC} Supplied Externally

<Power up Sequence>




If the noise is accidentally occurred at the displaying window during the operation, please reset the display in order to recover the display function.

<Power down Sequence>







<Entering Sleep Mode>



<Exiting Sleep Mode>




4.2 V _{cc} Generated by Internal DC/DC Circuit <Power up Sequence>




If the noise is accidentally occurred at the displaying window during the operation, please reset the display in order to recover the display function.

<Power down Sequence>









■ ELECTRO-OPTICAL CHARACTERISTICS (Ta=25°C)

Items		Symbol	Min.	Тур.	Max.	Unit	Remark
Operating Lum	inance	L	80	100	-	cd /m ²	White
Power Consumption		P	-	-	-	mW	30% pixels ON L=110cd/m ²
Frame Frequency		Fr	-	-	-	Hz	
Color Coordinate	White	CIE x	0.25	0.29	0.33	CIE1931	Darkroom
Color Coordinate		CIE y	0.27	0.31	0.35	CIE1931	Darkiooni
Pagnanga Tima	Rise	Tr	-	-	-	ms	-
Response Time	Decay	Td	-	-	-	ms	-
Contrast Ratio*		Cr	10000:1	-	-		Darkroom
Viewing Angle Uniformity		Δθ	-	Free	-	Degree	-

Note: Brightness (L $_{br}$) is subject to the change of the panel characteristics and the customer $\,$ s request.

Software configuration follows Actual Application Example .


^{*} Optical measurement taken at V_{DD} = 2.8V, V_{CC} = 7.25V.



■ INTERFACE PIN CONNECTIONS

1. Block Diagram

1.1 V_{CC} Supplied Externally



MCU Interface Selection: BS0, BS1 and BS2


Pins connected to MCU interface: CS#, RES#, D/C#, R/W#, E/RD#, and D0~D7

C1, C3: 0.1µ C2: 2.2µF

C4, C5: 4.7µF / 16V, X7R

R1: $390k\Omega$, R1 = (Voltage at IREF - VSS) / IREF

1.2 V_{CC} Generated by Internal DC/DC Circuit



MCU Interface Selection: BS0, BS1 and BS2

Pins connected to MCU interface: CS#, RES#, D/C#, R/W#, E/RD#, and D0~D7

C1, C2: 1µF C3: 2.2µF

C4: 4.7µF / 16V X7R C5, C6: 1µF / 16V X5R

R1: $390k\Omega$, R1 = (Voltage at IREF - VSS) / IREF



2. Pin Definition

Pin Number	Symbol	1/0		Funct	ion					
Power Suppl	у									
9	VDD	Р	Power Supply for Logic							
8	VSS	Р	Ground of Logic Circuit This is a ground pin. It ac	This is a ground pin. It acts as a reference for the logic pins. It must be						
28	VCC	Р	connected to external ground. Power Supply for OEL Panel This is the most positive voltage supply pin of the chip. A stabilization capacitor should be connected between this pin and V _{SS} when the converter is used. It must be connected to external source when the converter is not used.							
29	VLSS	Р	Ground of Analog Circuit This is an analog ground pin.							
Driver	l		, ·····o io aii aiiaiog grouna piiii	200110414		<u> </u>				
26	IREF	I	Current Reference for Brigh This pin is segment current between this pin and V _{ss} . Se	reference	pin. A res		d be connected			
27	VCOMH	0	Voltage Output High Level f This pin is the input pin for capacitor should be connected	f or COM Si q the voltage	gnal output hig	h level for (COM signals. A			
DC/DC Conv	erter				•					
6	VDDB	Р	Power Supply for DC/DC Co his is the power supply pin fo It must be connected to extern connected to V _{DD} when the co	or the international source w	al buffer of t hen the con					
4 / 5 2 / 3	C1P / C1N C2P / C2N	I	Positive Terminal of the Flyin Negative Terminal of the Fly The charge-pump capacitors floated when the converter is	ying Boost are required	Capacitor		. They must be			
Interface										
			Communicating Protocol Se These pins are MCU interface		out. See th	ne followina	table:			
10	BS0			BS0	BS1	BS2				
11	BS1	I	I2C 3-wire SPI	0	0	0				
12	BS2		4-wire SPI	0	0	0				
			8-bit 68XX Parallel	0	0	1				
			8-bit 80XX Parallel	0	1	1				
			Power Reset for Controller	·						
14	RES#	I	This pin is reset signal input executed.		e pin is low	, initializatio	on of the chip is			
13	CS#	I	Chip Select This pin is the chip select inpu when CS# is pulled low.	t. The chip	is enabled	for MCU con	nmunication only			
15	D/C#	I	Data/Command Control This pin is Data/Command control pin. When the pin is pulled high, the input at D7~D0 is treated as display data. When the pin is pulled low, the input at D7~D0 will be transferred to the command register. For detail relationship to MCU interface signals, please refer to the Timing Characteristics Diagrams. When the pin is pulled high and serial interface mode is selected, the data at SDIN is treated as data. When it is pulled low, the data at SDIN will be transferred to the command register. In I²C mode, this pin acts as SAO for slave address							
17	E/RD#	I	Read/Write Enable or Read This pin is MCU interface input. When interfacing to a 68XX-series microprocessor, this pin will be used as the Enable (E) signal. Read/write operation is initiated when this pin is pulled high and the CS# is pulled low. When connecting to an 80XX-microprocessor, this pin receives the Read (RD#) signal. Data read operation is initiated when this pin is pulled low and CS# is pulled low.							



Pin Number	Symbol	1/0	Function		
Interface(Continued)					
16	R/W#	I	Read/Write Select or Write This pin is MCU interface input. When interfacing to a 68XX-s microprocessor, this pin will be used as Read/Write (R/W#) selection input. this pin to "High" for read mode and pull it to "Low" for write mode. When 80XX interface mode is selected, this pin will be the Write (WR#) ir Data write operation is initiated when this pin is pulled low and the CS# is plow.		
18~25	D0~D7	I/O	Host Data Input/Output Bus These pins are 8-bit bi-directional data bus to be connected to the microprocessor's data bus. When serial mode is selected, D1 will be the serial data input SDIN and D0 will be the serial clock input SCLK. When I ² C mode is selected, D2 & D1 should be tired together and serve as SDA _{out} & SDA _{in} in application and D0 is the serial clock input SCL.		
Reserve					
7	N.C.	-	Reserved Pin The N.C. pin between function pins are reserved for compatible and flexible design.		
1, 30	N.C. (GND)	-	Reserved Pin (Supporting Pin) The supporting pins can reduce the influences from stresses on the function pins. These pins must be connected to external ground as the ESD protection circuit.		



■ RELIABILITY TESTS

	Item	Condition	Criterion
High To	emperature Storage (HTS)	80±2°C, 120 hours	 After testing, the function test is ok. After testing, no addition to the defect.
High Ter	mperature Operating (HTO)	70±2°C, 120 hours	3. After testing, the change of luminance should be within +/- 50% of initial value.
Low Temperature Storage (LTS)		-40±2°C, 120 hours	4. After testing, the change for the mono and area color must be within (+/-0.02, +/-
Low Temperature Operating (LTO)		-40±2°C, 120 hours	0.02) and for the full color it must be within (+/-0.04, +/-0.04) of initial value based on
High Temperature / High Humidity Storage (HTHHS)		60±3°C, 90%±3%RH, 120 hours	1931 CIE coordinates. 5. After testing, the change of total current consumption should be
Thermal Shock (Non-operation) (TS)		-40±2°C ~ 25°C ~ 85±2°C (30min) (5min) (30min) 24cycles	within +/- 50% of initial value.
Vibration (Packing) 10~55~10Hz,amplitu de 1.5mm, 1 hour for each direction x, y, z Drop (Packing) Height: 1 m, each time for 6 sides, 3 edges, 1 angle		1. One box for each test.	
		2. No addition to the cosmetic and the electrical defects.	

Note: 1) For each reliability test, the sample quantity is 3, and only for one test item.

2) The HTHHS test is requested the Pure Water(Resistance>10M Ω).




■OUTGOING QUALITY CONTROL SPECIFICATION

♦Standard

According to GB/T2828.1-2003/ISO 2859-1: 1999 and ANSI/ASQC Z1.4-1993, General Inspection Level II.

◆ Definition

- 1 Major defect: The defect that greatly affect the usability of product.
- 2 Minor defect: The other defects, such as cosmetic defects, etc.
- 3 Definition of inspection zone:



Zone A: Active Area


Zone B: Viewing Area except Zone A

Zone C: Outside Viewing Area

Note: As a general rule, visual defects in Zone C are permissible, when it is no trouble of quality and assembly to customer's product.

◆Inspection Methods

1 The general inspection : under 20W x 2 or 40W fluorescent light, about 30cm viewing distance, within 45° viewing angle, under 25±5°C.



2 The luminance and color coordinate inspection: By PR705 or BM-7 or the equal equipments, in the dark room, under 25±5°C.

♦Inspection Criteria

1 Major defect : AQL= 0.65

Item	Criterion	
	1. No display or abnormal display is not accepted	
Function Defect	2. Open or short is not accepted.	
	3. Power consumption exceeding the spec is not accepted.	
Outline Dimension	Outline dimension exceeding the spec is not accepted.	
Glass Crack	Glass crack tends to enlarge is not accepted.	

2 Minor Defect : AQL= 1.5



Item	Criterion							
	Size	(mm)	Accepted Qty					
Spot			Area A + Area B	Area C				
Defect (dimming and lighting		Φ≦0.10	Ignored					
	($0.10 < \Phi \le 0.15$	3	Ignored				
	X	$0.15 < \Phi \le 0.20$	1					
spot)	 	0.20<₽	0					
	Note: $\Phi = (x + y) / 2$							
Line	L (Length): mm	W (Width): mm	Area A + Area B	Area C				
Defect	/ W ≤ 0.03 Ignored							
(dimming and	L≦3.0	$0.03 < W \le 0.05$	2					
lighting	L≦2.0	$0.05 < W \le 0.08$	1	Ignored				
line)	/	0.08 <w< td=""><td>As spot defect</td><td></td></w<>	As spot defect					
Remarks: The total of spot defect and line defect shall not exceed 4 pcs.								
Polarizer Stain	Stain which can be wiped off lightly with a soft cloth or similar cleaning is accepted, otherwise, according to the Spot Defect and the Line Defect.							
	1. If scratch can be seen during operation, according to the criterions of the Spot Defect and the Line Defect.							
	2. If scratch can be seen only under non-operation or some special angle, the criterion is as below:							
Polarizer	L (Length): mm	W (Width): mm	Area A + Area B	Area C				
Scratch	/	$W \leq 0.03$	Ignore					
	5.0 <l≦10.0< td=""><td>$0.03 < W \le 0.05$</td><td>2</td><td></td></l≦10.0<>	$0.03 < W \le 0.05$	2					
	L≦5.0	$0.05 < W \le 0.08$	1	Ignore				
	/	0.08 <w< td=""><td>0</td><td></td></w<>	0					
	Si	ze	Area A + Area B	Area C				
D 1 '		$\Phi \leq 0.20$	Ignored					
Polarizer Air Bubble	Y	$0.20 < \Phi \le 0.50$	2	Ignored				
	X	$0.50 < \Phi \leq 0.80$	1					
		0.80<Ф	0					



	1. On the corner			
	1. On the corner	(mm)		
		x ≤ 2.0		
		y ≤ S		
	+	$z \leq t$		
	z			
Glass	2. On the bonding edge			
Defect (Glass Chiped)		(mm)		
	12	$x \leq a/2$		
		$y \leq s/3$		
	t t	$z \leq t$		
	3. On the other edges			
		(mm)		
		$x \leq a/5$		
		$\begin{array}{c c} x & \underline{\underline{} \underline{} \underline$		
		$z \leq t$		
	Note: t: glass thickness; s: pad width; a: the length of the edge			
TCP Defect	Crack, deep fold and deep pressure mark on the TCP are not accepted			
Pixel Size	The tolerance of display pixel dimension should be within $\pm 20\%$ of the spec			
Luminance	Refer to the spec or the reference sample			
Color	Refer to the spec or the reference sample			



■ CAUTIONS IN USING OLED MODULE

♦ Precautions For Handling OLED Module:

- 1. OLED module consists of glass and polarizer. Pay attention to the following items when handling:
 - i. Avoid drop from high, avoid excessive impact and pressure.
 - ii. Do not touch, push or rub the exposed polarizers with anything harder than an HB pencil lead.
 - iii. If the surface becomes dirty, breathe on the surface and gently wipe it off with a soft dry cloth. If it is terrible dirty, moisten the soft cloth with Isopropyl alcohol or Ethyl alcohol. Other solvents may damage the polarizer. Especially water, Ketone and Aromatic solvents.
 - iv. Wipe off saliva or water drops immediately, contact the polarizer with water over a long period of time may cause deformation.
 - v. Please keep the temperature within specified range for use and storage. Polarization degradation, bubble generation or polarizer peeling-off may occur with high temperature and high humidity.
 - vi. Condensation on the surface and the terminals due to cold or anything will damage, stain or dirty the polarizer, so make it clean as the way of iii.
- 2. Do not attempt to disassemble or process the OLED Module.
- 3. Make sure the TCP or the FPC of the Module is free of twisting, warping and distortion, do not pull or bend them forcefully, especially the soldering pins. On the other side, the SLIT part of the TCP is made to bend in the necessary case.
- 4. When assembling the module into other equipment, give the glass enough space to avoid excessive pressure on the glass, especially the glass cover which is much more fragile.
- 5. Be sure to keep the air pressure under 120 kPa, otherwise the glass cover is to be cracked.
- 6. Be careful to prevent damage by static electricity:
 - i. Be sure to ground the body when handling the OLED Modules.
 - ii. All machines and tools required for assembling, such as soldering irons, must be properly grounded.
 - iii. Do not assemble and do no other work under dry conditions to reduce the amount of static electricity generated. A relative humidity of 50%-60% is recommended.
 - iv. Peel off the protective film slowly to avoid the amount of static electricity generated.
 - v. Avoid to touch the circuit, the soldering pins and the IC on the Module by the body.
 - vi. Be sure to use anti-static package.
- 7. Contamination on terminals can cause an electrochemical reaction and corrade the terminal circuit, so make it clean anytime.
- 8. All terminals should be open, do not attach any conductor or semiconductor on the terminals
- 9. When the logic circuit power is off, do not apply the input signals.
- 10. Power on sequence: $V_{DD} \rightarrow V_{PP}$, and power off sequence: $V_{PP} \rightarrow V_{DD}$.
- 11. Be sure to keep temperature, humidity and voltage within the ranges of the spec, otherwise shorten Module's life time, even make it damaged.
- 12. Be sure to drive the OLED Module following the Specification and Datasheet of IC controller, otherwise something wrong may be seen.

One Edgewater Plaza, Staten Island, NY 10305 * Tel. 718-720-0018 * Fax. 718-720-0225 * Email: sales@allshore.com

ALL SHORE INDUSTRIES

ASI-O-104DAWWH10/M

13. When displaying images, keep them rolling, and avoid one fixed image displaying more than 30 seconds, otherwise the residue image is to be seen. This is the speciality of OLED.

◆Precautions For Soldering OLED Module:

- 1. Soldering temperature : $260^{\circ}\text{C} \pm 10^{\circ}\text{C}$.
- 2. Soldering time: 3-4 sec.
- 3. Repeating time: no more than 3 times.
- 4. If soldering flux is used, be sure to remove any remaining flux after finishing soldering operation. (This does not apply in the case of a non-halogen type of flux.) It is recommended to protect the surface with a cover during soldering to prevent any damage due to flux spatters.

♦ Precautions For Storing OLED Module:

- 1. Be sure to store the OLED Module in the vacuum bag with dessicant.
- 2. If the Module can not be used up in 1 month after the bag being opened, make sure to seal the Module in the vacuum bag with dessicant again.
- 3. Store the Module in a dark place, do not expose to sunlight or fluorescent light.
- 4. The polarizer surface should not touch any other objects. It is recommended to store the Module in the shipping container.
- 5. It is recommended to keep the temperature between 0°C and 30°C , the relative humidity not over 60%.

♦ Limited Warranty

Unless relevant quality agreements signed with customer and law enforcement, for a period of 12 months from date of production, all products (except automotive products) All Shore will replace or repair any of its OLED modules which are found to be functional defect when inspected in accordance with All Shore OLED acceptance standards (copies available upon request). Cosmetic/visual defects must be returned to All Shore within 90 days of shipment. Confirmation of such date should be based on freight documents. The warranty liability of All Shore is limited to repair and/or replacement on the terms above. All Shore will not be responsible for any subsequent or consequential events.

◆Return OLED Module Under Warranty:

- 1. No warranty in the case that the precautions are disregarded.
- 2. Module repairs will be invoiced to the customer upon mutual agreement. Modules must be returned with sufficient description of the failures or defects.