

ASI-A-128648S-BN-EWD/U

Item	Contents	Unit
LCD type	STN NEGATIVE BLUE	-
Viewing direction	6:00	O'Clock
Module size (W×H×T)	65.20×32.90×5.35 (excluded FPC length)	mm
Viewing area (W×H)	60.00×21.70	mm
Driver IC	ST7567	-
Number of dots	128X64	-
Backlight type	3 LEDS White 3.0V 45mA	-
Interface type	Serial/parallel interface	-
Operating temperature	-20 ~ 70	°C
Storage temperature	-30 ~ 80	°C



Revision	Date	Description	Written By	Approved By
.0	2022-08-29	^		



CONTENTS


1.0	GENERAL SPECIFICATION
2.0	OUTLINE DRAWING
3.0	INTERFACE PIN DESCRIPTION
4.0	BLOCK DIAGRAM
5.0	OPERATING PRINCIPLE & DRIVING METHOD
6.0	ABSOLUTE MAXIMUM RATINGS
7.0	ELECTRICAL CHARACTERISTICS
8.0	ELECTRO-OPTICAL CHARACTERISTICS
9.0	STANDARD SPECIFICATION FOR RELIABILITY
10.0	QUALITY ASSURANCE
11.0	PRECAUTIONS FOR USING LCD MODULE



1.0 GENERAL SPECIFICATION

Item	Contents	Unit
LCD type	STN NEGATIVE BLUE	-
Viewing direction	6:00	O'Clock
Module size (W×H×T)	65.20×32.90×5.35 (excluded FPC length)	mm
Viewing area (W×H)	60.00×21.70	mm
Driver IC	ST7567	-
Number of dots	128X64	-
Backlight type	3 LEDS White 3.0V 45mA	-
Interface type	Serial/parallel interface	-
Operating temperature	-20 ~ 70	°C
Storage temperature	-30 ~ 80	°C

2.0 OUTLINE DRAWING







3.0 INTERFACE PIN DESCRIPTION

Pin No.	Symbol	Pin Description
1	PS	Parallel/serial dta input select input pin in parallel mode
2	C86	Microprocessor interface select input pin in parallel mode
3	VG	VG is the LCD driving voltage for segment circuits at positive frame
4	XV0	XV0 is the LCD driving voltage for common circuits at positive frame
5	V0	V0 is the LCD driving voltage for common circuits at negative frame
6	VSS	Ground
7	VDD	Power supply (+3.0)
8-15	D7-D0	Data bus
16	RD	Read select signal
17	WR	Write select signal input
18	A0	Data or command select signal input
19	RES	A reset pin.
20	CS	Chip select signal input(low active)



4.0 BLOCK DIAGRAM







5.0 OPERATING PRINCIPLE & DRIVING METHOD

BUOTEULOTION.		R/W			С	OMMA	ND BY	ſΕ			DESCRIPTION.
INSTRUCTION	A0	(RWR)	D7	D6	D5	D4	D3	D2	D1	D0	DESCRIPTION
(1) Display ON/OFF	0	0	1	0	1	0	1	1	1	D	D=1, display ON D=0, display OFF
(2) Set Start Line	0	0	0	1	S5	S4	S3	S2	S1	S0	Set display start line
(3) Set Page Address	0	0	1	0	1	1	Y3	Y2	Y1	Y0	Set page address
(4)	0	0	0	0	0	1	X7	X6	X5	X4	Set column address (MSB)
Set Column Address	0	0	0	0	0	0	Х3	X2	X1	X0	Set column address (LSB)
(5) Read Status	0	1	0	MX	D	RST	0	0	0	0	Read IC Status
(6) Write Data	1	0	D7	D6	D5	D4	D3	D2	D1	D0	Write display data to RAM
(7) Read Data	1	1	D7	D6	D5	D4	D3	D2	D1	D0	Read display data from RAM
(8) SEG Direction	0	0	1	0	1	0	0	0	0	MX	Set scan direction of SEG MX=1, reverse direction MX=0, normal direction
(9) Inverse Display	0	0	1	0	1	0	0	1	1	INV	INV =1, inverse display INV =0, normal display
(10) All Pixel ON	0	0	1	0	1	0	0	1	0	AP	AP=1, set all pixel ON AP=0, normal display
(11) Bias Select	0	0	1	0	1	0	0	0	1	BS	Select bias setting 0=1/9; 1=1/7 (at 1/65 duty)
(12) Read-modify-Write	0	0	1	1	1	0	0	0	0	0	Column address increment: Read:+0 , Write:+1
(13) END	0	0	1	1	1	0	1	1	1	0	Exit Read-modify-Write mode
(14) RESET	0	0	1	1	11	0	0	0	1	0	Software reset
(15) COM Direction	0	0	1	1	0	0	MY	328	-	\$3	Set output direction of COM MY=1, reverse direction MY=0, normal direction
(16) Power Control	0	0	0	0	1	0	1	VB	VR	VF	Control built-in power circuit ON/OFF
(17) Regulation Ratio	0	0	0	0	11	0	0	RR2	RR1	RR0	Select regulation resistor ratio
/10\ Cot E\/	0	0	1	0	0	0	0	0	0	1	Double command!! Set
(18) Set EV	0	0	0	0	EV5	EV4	EV3	EV2	EV1	EV0	electronic volume (EV) level
	0	0	1	1	-1	1	1	0	0	0	Double command!!
(19) Set Booster	Booster 0		0	0	0	0	0	0	0	BL	Set booster level: BL=0: 4X BL=1: 5X
(20) Power Save	0	0	Compound Command								Display OFF + All Pixel ON
(21) NOP	0	0	1	1	1	0	0	0	1	1	No operation
(22) Test	0	0	1	1	1	1	1	1	1	- 5	Do NOT use. Reserved for testing.


Note: Symbol "-" means this bit can be "H" or "L".



6.0 ABSOLUTE MAXIMUM RATINGS

In accordance with the Absolute Maximum Rating System; please refer to notes 1 and 2.

Parameter	Symbol	Conditions	Unit
Digital Power Supply Voltage	VDD1	-0.3 ~ 3.6	V
Analog Power supply voltage	VDD2, VDD3	-0.3 ~ 3.6	V
LCD Power supply voltage	V0-XV0	-0.3 ~ 16	٧
LCD Power supply voltage	VG	-0.3 ~ 3.6	V
LCD Power supply voltage	VM	-0.3 ~ VDD2	V
Input Voltage	Vi	-0.3 ~ VDD1+0.3	V
Operating temperature	TOPR	-30 to +85	.c
Storage temperature	TSTR	-55 to +125	.c



Notes

- 1. Stresses above those listed under Limiting Values may cause permanent damage to the device.
- Parameters are valid over operating temperature range unless otherwise specified. All voltages are with respect to VSS unless otherwise noted.
- Insure the voltage levels of V0, VDD2, VG, VM, VSS and XV0 always match the correct relation: V0 ≥ VDD2 > VG > VM > VSS ≥ XV0



7.0 ELECTRICAL CHARACTERISTICS

VSS=0V; Tamb = -30 C to +85 C; unless otherwise specified.

14	Comple ed		Condition		Rating		David.	Applicable
Item	Symbol	Co	ondition	Min.	Тур.	Max.	Unit	Pin
Operating Voltage (1)	VDD1			1.7	-	3.3	V	VDD1
Operating Voltage (2)	VDD2			2.4		3.3	V	VDD2
Operating Voltage (3)	VDD3			2.4	-	3.3	V	VDD3
Input High-level Voltage	V _{IHC}			0.7 x VDD1	-	VDD1	V	MPU Interface
Input Low-level Voltage	VILC			VSS1	1	0.3 x VDD1	V	MPU Interface
Output High-level Voltage	Vonc	I _{OUT} =1mA, VDD1=1.8V		0.8 x VDD1	-	VDD1	V	D[7:0]
Output Low-level Voltage	Volc	l _{out} =-1m	I _{OUT} =-1mA, VDD1=1.8V		222	0.2 x VDD1	V	D[7:0]
Input Leakage Current	lu			-1.0	1	1.0	μΑ	MPU Interface
Output Leakage Current	I _{LO}			-3.0	1	3.0	μА	MPU Interface
Liquid Crystal Driver ON	5	Ta=25 [°] C	Vop=8.5V, ∆V=0.85V	<u></u>	0.6	8.0	ΚΩ	COMx
Resistance	Ron		VG=1.9V, ∆V=0.19V	- -	1.3	1.5	ΚΩ	SEGx
Frame Frequency	FR	Duty=1/65, Vop=8.5V Ta = 25°C		70	75	80	Hz	

Current consumption: During Display, with internal power system, current consumed by whole IC (bare die).

Test Pattern	Cumbal	Condition		Rating	Unit	Note	
	Symbol	Condition	Min.	Тур.	Max.	Unit	Note
Display Pattern: SNOW (Static)	ISS	VDD1=VDD2=VDD3=3.0V, Booster X5 V _{OP} = 8.5 V, Bias=1/9 Ta=25 °C	<u> 1777-78</u>	150	300	μΑ	
Display OFF	ISS	VDD1=VDD2=VDD3=3.0V, Booster X5 Vop = 8.5 V, Bias=1/9 Ta=25 C	- 1,12,1 1	95	190	uA	
Power Down	ISS	VDD1=VDD2=VDD3=3.0V, Ta=25 C	_	8	16	μA	


Note:

The Current Consumption is DC characteristics



8.0 ELECTRO-OPTICAL CHARACTERISTICS

System Bus Timing for 6800 Series MPU



(VDD1 = 3.3V, Ta =25°C)

Item	Signal	Symbol	Condition	Min.	Max.	Unit
Address setup time	A0	tAW6		0	33-33	
Address hold time	AU	tAH6		10	j s <u>—</u> s	1
System cycle time		tCYC6		240	. S :	1
Enable L pulse width (WRITE)		tEWLW		80		ns
Enable H pulse width (WRITE)	E	tEWHW		80) ₁₀ —0	
Enable L pulse width (READ)		tEWLR		80	58 -5 8	
Enable H pulse width (READ)		tEWHR		140	- 22 - 23	1
Write data setup time		tDS6		40	:= <u>-</u> :	1
Write data hold time	D(7:01	tDH6		10	3 ==3	1
Read data access time	D[7:0]	tACC6	CL = 16 pF	_	70	1
Read data output disable time		tOH6	CL = 16 pF	5	50	1

(VDD1 = 2.8V, Ta =25°C)

Item	Signal	Symbol	Condition	Min.	Max.	Unit
Address setup time	A0	tAW6		0		
Address hold time	AU	tAH6		0		1
System cycle time		tCYC6		400	S S	1
Enable L pulse width (WRITE)		tEWLW		220	79 <u>—</u> 9	1
Enable H pulse width (WRITE)	Е	tEWHW		180	-	1
Enable L pulse width (READ)	1 1	tEWLR		220	33 -3 3	ns
Enable H pulse width (READ)		tEWHR		180	_]
Write data setup time		tDS6		40	(5 1 - 6 5	1
Write data hold time	D(7:01	tDH6		20	_	1
Read data access time	D[7:0]	tACC6	CL = 16 pF		140	1
Read data output disable time		tOH6	CL = 16 pF	10	100	1



(VDD1 = 1.8V, Ta =25°C)

Item	Signal	Symbol	Condition	Min.	Max.	Unit
Address setup time	A0	tAW6		0	4=0	
Address hold time	AU	tAH6		0	42	1
System cycle time		tCYC6		640	-	1
Enable L pulse width (WRITE)		tEWLW		360	1000	
Enable H pulse width (WRITE)	E	tEWHW		280	-	
Enable L pulse width (READ)		tEWLR		360	455	ns
Enable H pulse width (READ)		tEWHR		280	-	1
Write data setup time		tDS6		80	-	1
Write data hold time	D(7:0)	tDH6		20	1000	1
Read data access time	D[7:0]	tACC6	CL = 16 pF	1 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1	240	1
Read data output disable time		tOH6	CL = 16 pF	10	200	1


^{*1} The input signal rise time and fall time (tr, tf) is specified at 15 ns or less. When the system cycle time is extremely fast, (tr + tf) \leq (tCYC6 - tEWLW - tEWHW) for (tr + tf) \leq (tCYC6 - tEWLR - tEWHR) are specified.

^{*2} All timing is specified using 20% and 80% of VDD1 as the reference.

^{*3} tEWLW and tEWLR are specified as the overlap between CSB being "L" and E.



System Bus Timing for 8080 Series MPU



(VDD1 = 3.3V, Ta =25°C)

Item	Signal	Symbol	Condition	Min.	Max.	Unit
Address setup time	A0	tAW8		0	100.0	
Address hold time	AU	tAH8		10	-	1
System cycle time		tCYC8		240	-	1
/WR L pulse width (WRITE)	/WR	tCCLW		80	422	1
/WR H pulse width (WRITE)		tCCHW		80	-]
/RD L pulse width (READ)	RD	tCCLR		140	55.0	ns
/RD H pulse width (READ)	- KD	tCCHR		80]
WRITE Data setup time		tDS8		40	455]
WRITE Data hold time	D[7:0]	tDH8		20	420]
READ access time		tACC8	CL = 16 pF	-	70	
READ Output disable time		tOH8	CL = 16 pF	5	50	1

(VDD1 = 2.8V, Ta =25°C)

ltem	Signal	Symbol	Condition	Min.	Max.	Unit
Address setup time	40	tAW8		0	4=	
Address hold time	A0	tAH8		0		1
System cycle time		tCYC8		400	-	1
/WR L pulse width (WRITE)	WR	tCCLW		220	972	1
/WR H pulse width (WRITE)		tCCHW		180	_	ns
/RD L pulse width (READ)	20	tCCLR		220	5000	
/RD H pulse width (READ)	RD	tCCHR		180		
WRITE Data setup time		tDS8		40	-	1
WRITE Data hold time	D[7:0]	tDH8		20	4==	1
READ access time		tACC8	CL = 16 pF		140	1
READ Output disable time		tOH8	CL = 16 pF	10	100	1



(VDD1 = 1.8V, Ta =25°C)

Item	Signal	Symbol	Condition	Min.	Max.	Unit
Address setup time	A0	tAW8		0	<u> </u>	
Address hold time	AU	tAH8		0	_	1
System cycle time		tCYC8		640	-	1
/WR L pulse width (WRITE)	WR	tCCLW		360		
/WR H pulse width (WRITE)	0 0000-2000	tCCHW		280	17.5	
/RD L pulse width (READ)	DD	tCCLR		360	<u> </u>	ns
/RD H pulse width (READ)	RD	tCCHR		280		1
WRITE Data setup time		tDS8		80	9.50	1
WRITE Data hold time	D[7:0]	tDH8		20	_	1
READ access time		tACC8	CL = 16 pF	15-25	240	1
READ Output disable time	8 8	tOH8	CL = 16 pF	10	200	1


^{*1} The input signal rise time and fall time (tr, tf) is specified at 15 ns or less. When the system cycle time is extremely fast, $(tr + tf) \le (tCYC8 - tCCLW - tCCHW)$ for $(tr + tf) \le (tCYC8 - tCCLR)$ are specified.

^{*2} All timing is specified using 20% and 80% of VDD1 as the reference.

^{*3} tCCLW and tCCLR are specified as the overlap between CSB being "L" and WR and RD being at the "L" level.



System Bus Timing for 4-Line Serial Interface



(VDD1 = 3.3V , Ta =25°C)

Item	Signal	Symbol	Condition	Min.	Max.	Unit
Serial clock period	j	tSCYC		50	10 8	
SCLK "H" pulse width	SCLK	tSHW		25	8:3	1
SCLK "L" pulse width		tSLW		25	8-3	
Address setup time	A0	tSAS		20	8 7 - 8	1
Address hold time		tSAH		10	777	ns
Data setup time	OD A	tSDS		20	82 8	Ž.
Data hold time	SDA	tSDH		10	\$ \$	1
CSB-SCLK time	CSB	tCSS		20	85—8	
CSB-SCLK time		tCSH		40	8 - 8	

(VDD1 = 2.8V, Ta =25°C)

Item	Signal	Symbol	Condition	Min.	Max.	Unit
Serial clock period		tSCYC		100	10 0	
SCLK "H" pulse width	SCLK	tSHW		50	S4=33	ľ
SCLK "L" pulse width		tSLW		50	85—88	l.
Address setup time	A0	tSAS		30	27 2	1
Address hold time		tSAH		20	8-3	ns
Data setup time	SD4	tSDS		30	35 8	
Data hold time	SDA	tSDH		20	S=33	1
CSB-SCLK time	CSB	tCSS		30	10 8	ľ
CSB-SCLK time		tCSH		60		1




(VDD1 = 1.8V, Ta =25 C)

Item	Signal	Symbol	Condition	Min.	Max.	Unit
Serial clock period		tSCYC		200	14- 8	88
SCLK "H" pulse width	SCLK	tSHW		80	(- 4	1
SCLK "L" pulse width		tSLW		80	Q = 57	1
Address setup time	A0	tSAS		60	Y 50	1
Address hold time		tSAH		30	3 <u>2</u> 53	ns
Data setup time	OD A	tSDS		60	3 1 - 3	1
Data hold time	SDA	tSDH		30	38-39	1
CSB-SCLK time	CSB	tCSS		40	1 <u></u> 2]
CSB-SCLK time		tCSH		100	7-3	1

^{*1} The input signal rise and fall time (tr, tf) are specified at 15 ns or less.

Hardware Reset Timing



(VDD1 = 3.3V, Ta =25°C)

Item	Symbol	Condition	Min.	Max.	Unit
Reset time	tR		555	1.0	
Reset "L" pulse width	tRW		1.0	(<u>=</u>);	us

(VDD1 = 2.8V, Ta =25°C)

Item	Symbol	Condition	Min.	Max.	Unit
Reset time	tR		5661	2.0	
Reset "L" pulse width	tRW		2.0	34-37	us

(VDD1 = 1.8V, Ta =25°C)

Item	Symbol	Condition	Min.	Max.	Unit
Reset time	tR		2027	3.0	
Reset "L" pulse width	tRW		3.0	3 1 - 31	us

^{*2} All timing is specified using 20% and 80% of VDD1 as the standard.



9.0 STANDARD SPECIFICATION FOR RELIABILITY

9.1 Standard specification of Reliability Test

N.T.		specification of Reliability Test	T (C 127
No.	Test Item	Content of Test	Test Condition
1	High temperature operation	Endurance test applying the high storage temperature for a long time.	+70°C for 96Hrs
2	Low temperature operation	Endurance test applying the low storage temperature for a long time.	-20°C for 96Hrs
3	Low temperature storage	Endurance test applying the low storage temperature for a long time.	-30 °C for 96hrs
4	High temperature storage	Endurance test applying the low storage temperature for a long time.	+80 °C for 96hrs
5	Damp heat Operation	Endurance test applying the electric stress and temperature / humidity stress to the element for a long time.	+60°C, 95%RH for 96Hrs
6	Thermal cycles operation	Endurance test applying the thermal shock operation for a long time.	Display on , 2h at -20°C; shift from - 20°C to + 70°C with gradient of 3°C/min; 2 h at 70°C; shift from +80°C to - 20°C with gradient of 2°C/min, repeated 10 times.
7	ESD test	To check the immunity of display to ESD incurred during storage, handling, maintenance and assembly operation.	Discharge resistance = $2k\Omega$ Discharge capacitance = $150pF$ Number of discharges = 3 times Discharge interval = 3 sec Discharge voltage = ± 2 kV on COG connection interface.
8	FPC pull test	To verify the FPC/ glass connection resistance to pull forces applied to the FPC.	Keeping the LCD fixed, pull the FPC/FFC with a force F= 40 N for cm width of FPC at glass connection.
9	FPC peel test	To verify the FPC/ glass connection resistance to peel forces applied to the FPC.	Keeping the LCD fixed, pull the FPC/FFC according to the figure above with a force F= 10 N for cm width of FPC at glass connection. The minimum bending radius has to be 2 mm

Remarks:

- 1) For operation test, above specification is applicable when test pattern is changing during entire operation test.
- 2) Inspections after reliability tests are performed when the display temperature resumes back to room temperature.

1 Edgewater St, Staten Island, NY 10305 * Tel. 718-720-0018 * Fax. 718-720-0225 * Email: sales@allshore.com



3) It is a normal characteristic that some display abnormality can be seen during reliability test. If the display abnormality can resume back to normal condition at room temperature within 24hours, there is no permanent destruction over the display. The display still possesses its functionality after reliability tests.

9.2 Failure Judgment Criteria

After the reliability tests above, test sample shall be let return to room temperature and humidity for at least 4 hours before final tests are carried out.

Criterion Item	Failure Judgment Criteria
Electrical characteristic	Electrical short and open.
Mechanical characteristic	Out of mechanical specification
Optical characteristic	Out of the Appearance Standard


10.0 QUALITY ASSURANCE

10.1 Inspection Standard

Item	Contents
Objective	This product inspection standard is intended to provide an inspection guideline for the
	LCD or LCM products manufactured by the Company.
Scope	Applicable to the inspection criteria of dimension, appearance, functionality etc.for the
	LCD or LCM products supplied to the customer. Criteria not included in this
	Inspection Standard will be justified in accordance with any documents agreed upon
	otherwise.
Inspection Unit	
Inspection System	1: Inspection system includes inspection during production inspection and outgoing
	product inspection.
	2: Process inspection is the inspection for appearance and functionality of the products
	during the production process.
	3: Outgoing inspection is the inspection for the finished products prior to the delivery,
	based on defined sampling plan.

1 Edgewater St, Staten Island, NY 10305 * Tel. 718-720-0018 * Fax. 718-720-0225 * Email: sales@allshore.com







10.2 Acceptance Criteria

Inspection Item	Accej	Defect Classification	Method	Applicable Zone			
Functional	 No display defect is r Abnormal display defect Missing segment and Dim contrast or dark Current consumption specified on the MI. Wrong/reversed view Uneven contrast or st sample. (Refer to spe Display character/ pa of the related models. 	fect is not acceptable. extra segment is not a contrast is not accepta (Idd MAX) shall not e ring angle is not accept ripe defect shall be in a cified limit sample if a ttern shall be referred t	ble. exceed to the cable. accorda pplicab	the limit ance with master	Major	Visual	A
Pattern Deformation	$\begin{array}{c c} A \longrightarrow & \longleftarrow \\ & \longrightarrow & \longleftarrow \\ & \longrightarrow & \longrightarrow \\ & \longrightarrow & \longrightarrow \\ & \longrightarrow & \longrightarrow & \longrightarrow$ & \longrightarrow & \longrightarrow \\ &	Size A≤0.10 or A≤1 whichever is less A>0.10 or A>1/4 whichever is less Note: Protrusion shall between adjacent segr	w,	Acceptable Number 1 per segment 3 per display Unlimted use bridging	Major	Visual Magni fier	A
Black or white spots (on pattern), pin hole	length width Note: Number of spot shall not If 2 spots exist, the distan	Size, d (mm) $d \le 0.15$ $0.15 < d \le 0.25$ $d > 0.25$ $d = (length + width)$ be more than 1 per each	Acce		Minor	Visual Magni fier	A



Chip-out	A. General chip-out (for glass edges and glass corner along perimeter seal)	Minor	Visual Magni fier	В
	Ls	Minor		
	$\begin{array}{ c c c c }\hline X & Y & Z \\ \leqslant 2.0 & \leqslant 1.5 \text{ or } \leqslant Ls, \text{ whichever is less} & \leqslant 1/2t \\ \leqslant 2.0 & \leqslant 1.0 \text{ or } \leqslant Ls, \text{ whichever is less} & \leqslant t \\ \hline X = \text{length parallel with glass edge.} \\ Y = \text{width perpendicular with glass edge} \\ Z = \text{height of glass} \\ t = \text{single glass thickness} \\ \hline \text{Note:} \\ \hline \text{Chip out shall not reach the perimeter seal.} \\ \hline \end{array}$			
	B: Chip-out at terminal ledge or back of terminal ledge, but no exactly on terminal		Visual Magni fier	В
	Note: In the event that the distance between the chip-out location and the terminal is less than the width of ITO pad Le, the acceptance criteria of chip-out on terminal shall apply.			



	C: Chip-out and protuberance at terminals					Minor	Visual	В
	L X	Y e	Meet t	he dimer nce of the	U nsion e drawing		Magni fier	
	≤0.5 Le & not bridge two adjacent ITO pads.	≤0.2L or ≤2. whichever is	s less	≤1/2t				
	Chip out and protuberance Protuberance is not allow			e same I	TO pad.			
	D: Chip-out at corner (I'		X ≤2.0	Y 0 ≤2		Minor	Visual Magni fier	В
Crack line	Crack line is not acceptable	ple.				Minor	Visual Magni fier	A & B
Number of Chip- out	Maximum acceptable nur on ITO ledge. Distance between chip-ou		t: 2 defec	ets per Lo	CD; 1 defect	Minor	Visual	В




Black spot White spot Bubble Foreign material Dent	$\begin{array}{ c c c c c }\hline & W & & Acceptable \\ \hline & D & Number \\ \hline & D \leq 0.15 & Unlimited \\ \hline & 0.15 < D \leq 0.25 & 1 \\ \hline & D > 0.25 & 0 \\ \hline & Note: If 2 spots exist, the distance must be > 20mm between each other \\ \hline & D = (L+W)/2 \\ \hline \end{array}$	Minor	Visual Magni fier	A
Scratch line Dark line Lint	$ \begin{array}{ c c c c } \hline L \\ \hline Length & Width & Acceptable \\ \hline L \leq 3.0 & W \leq 0.015 & 2 \\ \hline L \leq 1.5 & W \leq 0.03 & 1 \\ \hline W > 0.03 & 0 \\ \hline Note: If 2 line defects co-exist, the distance must be > 20mm between each other \\ \hline $	Minor	Visual Magni fier	A
Endseal	A: Length of end-sealant B: Length of seal mouth C: Perimeter seal wi dth 1. Minimum amount of end-sealant filled, A> 1/3 B 2. Maximum amount of end-sealant shall not spread over to Zone A, Viewing Area (VA). 3. Dimension of end seal shall meet the dimension specified on the drawing. 4. Deformation of perimeter seal which result in perimeter seal becoming less than 1/3 C is not acceptable.	Minor	Visual Magni fier	A,B
Polarizer	Polarizer position shall meet the dimension tolerance indicated on the drawing	Minor	Visual	A,B
Background color	Background color shall not exceed the range of the limit sample.	Minor	Visual	A
Ink printing	Obvious uneven coloration (rainbow) shall not be seen. 1. Pattern position on the display shall match the MI/drawing. 2. Pattern appearance shall match the MI/drawing. 3. Reverse printing is not acceptable. 4. Printing color shall match the master sample. 5. Insufficient ink, blur, missing pattern, broken pattern are not acceptable.	Major Major Major Major Major	Visual Visual Visual Visual	A
	6. Angle of the printed pattern, the dimension between the pattern and the glass edge shall meet the dimension on the drawing.	Major	Visual	



	7. The printed patterns shall be free of stain, fingeprint and scratch.	Major	Visual Magni fier	
	8. Spot/pinhole on the pattern.	Major	Visual	
	D Acceptable Number			
	w D≤0.15 Unlimited			
	0.15 <d≤0.25 1<="" td=""><td></td><td></td><td></td></d≤0.25>			
	D>0.25 0			
	Note: If 2 spots exist, the distance must be > 20mm between each other			
	D= (L+W) /2			
	9. Ink pattern deformation A W A	Minor	Visual Magni fier	A
	Posts size < 0.10 as < 1/4W. bish a spin last			
	Protrusion ≤ 0.10 or $\leq 1/4$ W, whichever is less, Indentation ≤ 0.10 or $\leq 1/4$ W, whichever is less			
	10. Ink line deformation	Minor	Visual	A
	A A B	Willion	Magni fier	A
	A-B≤0.15			
	11. Pattern misalignment	Minor	Visual	A
	12 o'clock 60° 90° -60° 6 o'clock			
	Dimension must meet the requirement on the drawing			
	For 12 o'clock viewing angle product, light leakage between 90° to 60°			
	shall not be seen.			
	For 6 o'clock viewing angle product, light leakage between 90°to -60°			
	shall not be seen.			
HSC	1. The outer dimension shall meet the MI/drawing.	Minor	Visual	В
FPC				
FFC				







Stiffening tape	1. The tape sticking position shall meet the requirement on the	Minor	Visual	В
	MI/drawing.			
Identity Label	2. Missing label/tape/marking is not acceptable.			
	3. The format of identification (including date code and product			
Identity marking	code) shall meet the requirement (eg. label,color marking, inkjet			
	printing) on the MI/drawing.			
Metal bezel	1. Dimension and specification shall meet the requirment on the	Major		В
	MI/drawing.			
	2. The lock tab of bezel shall not have wrong bending orientation, N		Visual	В
	missing tab, or crack.			
	3.Bezel shall be free of rust, twist, deformation, finger print, oil stain and	Minor		В
	unknown contamination.			

11.0 PRECAUTIONS FOR USING LCD MODULE

11.1 Handing Precautions

- 11.1.1 The display panel is made of glass and polarizer. Do not subject it to mechanical shock by dropping or impact which may cause chipping especially on the edges.
- 11.1.2 Do not touch, push or rub the exposed polarizers with anything harder than an HB pencil lead (glass, tweezers, etc.). The polarizer covering the display surface of the LCD module is soft and easily scratched. Handle this polarizer carefully.
- 11.1.3 If the display surface becomes contaminated, breathe on the surface and gently wipe it with a soft dry cloth. If it is heavily contaminated, moisten cloth with Isopropyl alcohol or ethyl alcohol. Avoid using solvents like acetone (ketene), water, toluene, ethanol to clean the polarizer surface.
- Please keep the temperature within specified range for use and storage. Polarization degradation, bubble generation or polarizer peel-off may occur with high temperature and high humidity.
- Do not apply excessive force to the display surface or the adjoining areas since this may cause the color tone to vary.
- 11.1.6 Install the LCD Module by using the mounting holes. When mounting the LCD module make sure it is free of twisting, warping and distortion.
- 11.1.7 Exercise care to minimize corrosion of the electrode. Corrosion of the electrodes is accelerated by water droplets, moisture condensation or a current flow in a high-humidity environment.
- 11.1.8 NC terminal should be open. Do not connect anything.
- 11.1.9 If the logic circuit power is off, do not apply the input signals.
- 11.1.10 Avoid contacting oil and fats.
- 11.1.11 Condensation on the surface and contact with terminals due to cold will damage, stain or dirty the polarizers. After products are tested at low temperature they must be warmed up in a container before coming is contacting with room temperature air.
- Wipe off saliva or water drops immediately, contact with water over a long period of time may cause deformation or color fading.

11.2 Electro-Static Discharge Control

11.2.1 Since this module uses a CMOS LSI, the same careful attention should be paid to electrostatic discharge as for an ordinary CMOS IC.

1 Edgewater St, Staten Island, NY 10305 * Tel. 718-720-0018 * Fax. 718-720-0225 * Email: sales@allshore.com



- 11.2.2 Be sure to ground the body when handling the LCD modules. Tools required for assembling, such as soldering irons, must be properly grounded.
- 11.2.3 To reduce the amount of static electricity generated, do not conduct assembling and other work under dry conditions. To reduce the generation of static electricity, be careful that the air in the work is not too dried. A relative humidity of 50%-60% is recommended.
- 11.2.4 The LCD module is coated with a film to protect the display surface. Exercise care when peeling off this protective film since static electricity may be generated.
- 11.2.5 When soldering the terminal of LCM, make certain the AC power source for the soldering iron does not leak.

11.3 Precaution for soldering to the LCM


- 11.3.1 Observe the following when soldering lead wire, connector cable and etc. to the LCD module.
 - Soldering iron temperature: 300 ~ 350°C.
 - Soldering time: ≤ 3 sec.
 - Solder: eutectic solder.

Above is a recommended approach based on a 5mm distance between soldering point and pin contact point. Due to different solder composition, actual distance between soldering and contact point, and processing method, it is recommended that customer to study and fine tuning their soldering process parameters accordingly so that the temperature at pin-LCD contact point does not exceed 85°C during soldering.

11.3.2 If soldering flux is used, be sure to remove any remaining flux after finishing to soldering operation. (This does not apply in the case of a non-halogen type of flux.) It is recommended that you protect the LCD surface with a cover during soldering to prevent any damage due to flux spatters.

11.4 Precautions for Operation

- Viewing angle varies with the change of liquid crystal driving voltage (V_0) . Adjust V_0 to show the best contrast.
- Driving the LCD in the voltage above the limit shortens its lifetime.
- 11.4.3 Response time is greatly delayed at temperature below the operating temperature range. However, it will recover when it returns to the specified temperature range.
- 11.4.4 If the display area is pushed hard during operation, the display will become abnormal. However, it will return to normal if it is turned off and then back on.
- When turning the power on, input each signal after the positive/negative voltage becomes stable (below figure is a general illustration where typical value depends on individual product design).





11.5 Storage

- 11.5.1 When storing LCDs as spares for some years, the following precautions are necessary.
 - Store them in a sealed polyethylene bag. If properly sealed, there is no need for desiccant.
 - Store them in a dark place. Do not expose to sunlight or fluorescent light, keep the temperature between 0°C and 35°C.
- 11.5.2 Environmental conditions:
 - Do not leave them for more than 168hrs. at 60°C.
 - Should not be left for more than 48hrs. at -20°C.

11.6 Safety

- 11.6.1 It is recommended to crush damaged or unnecessary LCD into pieces and wash them off with solvents such as acetone and ethanol, which should later be burned.
- 11.6.2 If any liquid leaks out of a damaged glass cell and comes in contact with the hands, wash off thoroughly with soap and water.