

# SSD1329

## *Advance Information*

**128 x 128 OLED Segment / Common Driver with Controller  
Equips with 16 Gray Scale Levels and 64 Hard Icon Lines**

This document contains information on a new product. Specifications and information herein are subject to change without notice.

<http://www.solomon-systech.com>

SSD1329

Rev 1.8

P 1/ 66

Mar 2011

Copyright © 2011 Solomon Systech Limited

### Appendix: IC Revision history of SSD1329 Specification

Version	Change Items	Effective Date
1.0	1 <sup>st</sup> Release	23-Dec-05
1.1	<ol style="list-style-type: none"> <li>1. Revised Figure 5-1: SSD1329Z Die Drawing (rotate orientation)</li> <li>2. Updated Section 2 Features</li> <li>3. Updated command table and command description of command</li> <li>4. Revised Table 13-1</li> </ol>	6-Jan-06
1.2	<ol style="list-style-type: none"> <li>1. Revised content in DC Characteristics</li> <li>2. Revised content in AC Characteristics</li> <li>3. Revised content in Maximum Ratings</li> <li>4. Added horizontal and vertical scrolling along with all other graphic commands</li> <li>5. Added Section 8.11 Power ON and OFF Sequence</li> </ol>	06-Mar-06
1.3	<ol style="list-style-type: none"> <li>1. Revise section 8.1, 8.1.2 &amp; Section 13 (8080 interface)</li> <li>2. Update Section 8.11 Power On / OFF sequence</li> <li>3. Modify Section 8.1.3 MCU Serial Interface</li> <li>4. Revise command table</li> </ol>	11-Aug-06
1.4	<ol style="list-style-type: none"> <li>1. Clarify pulse width definition in Section 8.2 Segment Drivers/Common Drivers</li> <li>2. Clarify command B1h, B2h, B7h, B8h</li> </ol>	09-Oct-06
1.5	<ol style="list-style-type: none"> <li>1. Revise typo : phase1, phase2 DCLK range from 1~16 to 1~15 in 8.2</li> <li>2. Revise command description of command 81h</li> </ol>	10-Jan-07
1.6	<ol style="list-style-type: none"> <li>1. Add China RoHS disclaimer at the last page.</li> <li>2. Revise VCC range in               <ol style="list-style-type: none"> <li>a. Table 11-1 VCC Maximum Ratings: from 0 to +18.0 change to 0 to +19.0</li> <li>b. Table 12-1 Max VCC from 16V change to 18V</li> </ol> </li> <li>3. Add light sensitive note In Section 11 – Maximum rating</li> </ol>	02-May-07
1.7	<ol style="list-style-type: none"> <li>1. Updated Section 3 Ordering information</li> <li>2. Updated the die size info (after sawing) in Section 5</li> <li>3. Updated and added notes in Section 8.11 Power ON OFF sequence</li> </ol>	07-May-09
1.8	<ol style="list-style-type: none"> <li>1. P.9 Revise bump size typo</li> <li>2. P.66 Revise disclaimer</li> </ol>	17-Mar-11

## CONTENTS

<b>1</b>	<b>GENERAL DESCRIPTION</b> .....	<b>7</b>
<b>2</b>	<b>FEATURES</b> .....	<b>7</b>
<b>3</b>	<b>ORDERING INFORMATION</b> .....	<b>7</b>
<b>4</b>	<b>BLOCK DIAGRAM</b> .....	<b>8</b>
<b>5</b>	<b>DIE PAD FLOOR PLAN</b> .....	<b>9</b>
<b>6</b>	<b>PIN ARRANGEMENT</b> .....	<b>13</b>
6.1	SSD1329T1R1 PIN ASSIGNMENT.....	13
<b>7</b>	<b>PIN DESCRIPTIONS</b> .....	<b>15</b>
<b>8</b>	<b>FUNCTIONAL BLOCK DESCRIPTIONS</b> .....	<b>17</b>
8.1	MPU INTERFACE SELECTION .....	17
8.1.1	MPU Parallel 6800-series Interface.....	17
8.1.2	MPU Parallel 8080-series Interface.....	18
8.1.3	MPU Serial Interface.....	20
8.2	SEGMENT DRIVERS/COMMON DRIVERS.....	21
8.3	OSCILLATOR CIRCUIT AND DISPLAY TIME GENERATOR.....	24
8.4	COMMAND DECODER AND COMMAND INTERFACE.....	25
8.5	RESET CIRCUIT .....	25
8.6	CURRENT CONTROL AND VOLTAGE CONTROL .....	25
8.7	HARD ICONS COLUMN AND ROW DRIVERS.....	25
8.8	DC-DC CONVERTER FOR HARD ICONS .....	25
8.9	GRAY SCALE DECODER.....	25
8.10	GRAPHIC DISPLAY DATA RAM (GDDRAM).....	26
8.11	POWER ON AND OFF SEQUENCE.....	29
<b>9</b>	<b>COMMAND TABLE</b> .....	<b>30</b>
9.1	DATA READ / WRITE .....	38
<b>10</b>	<b>COMMAND DESCRIPTIONS</b> .....	<b>39</b>
10.1	FUNDAMENTAL COMMAND DESCRIPTION .....	39
10.1.1	Set Column Address (15h).....	39
10.1.2	Set Row Address (75h).....	39
10.1.3	Set Contrast Current (81h).....	40
10.1.4	Set Second Pre-charge Speed (82h).....	40
10.1.5	Set Master Icon Control (90h).....	40
10.1.6	Set Icon Current Range (91h).....	40
10.1.7	Set Individual Icon Current (92h).....	41
10.1.8	Set Individual Icon ON / OFF Registers (93h) .....	41
10.1.9	Set Icon ON / OFF Registers (94h).....	41
10.1.10	Set Icon Blinking Cycle (95h) .....	41
10.1.11	Set Icon Driving Scheme and Icon Frame Frequency (96h).....	41
10.1.12	Set Re-Map(A0h).....	41
10.1.13	Set Display Start Line (A1h) .....	44
10.1.14	Set Display Offset (A2h).....	45
10.1.15	Set Display Mode (A4h ~ A7h).....	46
10.1.16	Set MUX Ratio (A8h) .....	47
10.1.17	Set Sleep Mode ON/OFF (AEh / AFh).....	47
10.1.18	Set Phase Length (B1h).....	47
10.1.19	Set Frame Frequency (B2h).....	47

10.1.20	<i>Set Front Clock Divider / Oscillator Frequency (B3h)</i> .....	47
10.1.21	<i>Set Default Gray Scale Table (B7h)</i> .....	47
10.1.22	<i>Look Up Table for Gray Scale Pulse width (B8h)</i> .....	47
10.1.23	<i>Set Second Pre-charge period (BBh)</i> .....	48
10.1.24	<i>Set First Pre-charge voltage, <math>V_p</math> (BCh)</i> .....	48
10.1.25	<i>Set <math>V_{COMH}</math> (BEh)</i> .....	48
10.1.26	<i>No Operation (E3h)</i> .....	48
10.1.27	<i>Set Command Lock (FDh)</i> .....	48
10.2	GRAPHIC ACCELERATION COMMAND SET DESCRIPTION .....	49
10.2.1	<i>Graphic Acceleration Command Options (23h)</i> .....	49
10.2.2	<i>Draw Rectangle (24h)</i> .....	49
10.2.3	<i>Copy (25h)</i> .....	50
10.2.4	<i>Horizontal and Vertical Scroll (26h)</i> .....	50
10.2.5	<i>Stop Moving (2Eh)</i> .....	51
10.2.6	<i>Start Moving (2Fh)</i> .....	51
<b>11</b>	<b>MAXIMUM RATINGS</b> .....	<b>52</b>
<b>12</b>	<b>DC CHARACTERISTICS</b> .....	<b>53</b>
<b>13</b>	<b>AC CHARACTERISTICS</b> .....	<b>55</b>
<b>14</b>	<b>APPLICATION EXAMPLES</b> .....	<b>59</b>
<b>15</b>	<b>PACKAGE INFORMATION</b> .....	<b>63</b>
15.1	SSD1329Z DIE TRAY INFORMATION.....	63
15.2	SSD1329T1R1 DETAIL DIMENSION .....	64

## TABLES

<b>TABLE 3-1: ORDERING INFORMATION .....</b>	<b>7</b>
<b>TABLE 5-1: SSD1329Z BUMP DIE PAD COORDINATES .....</b>	<b>11</b>
<b>TABLE 6-1: SSD1329T1R1 PIN ASSIGNMENT TABLE.....</b>	<b>14</b>
<b>TABLE 7-1: PIN DESCRIPTIONS .....</b>	<b>15</b>
<b>TABLE 7-2: MCU BUS INTERFACE PIN SELECTION.....</b>	<b>16</b>
<b>TABLE 8-1 : MCU INTERFACE ASSIGNMENT UNDER DIFFERENT BUS INTERFACE MODE.....</b>	<b>17</b>
<b>TABLE 8-2: CONTROL PINS OF 6800 INTERFACE .....</b>	<b>17</b>
<b>TABLE 8-3: CONTROL PINS OF 8080 INTERFACE (FORM 1) .....</b>	<b>19</b>
<b>TABLE 8-4: CONTROL PINS OF 8080 INTERFACE (FORM 2) .....</b>	<b>19</b>
<b>TABLE 8-5: CONTROL PINS OF SERIAL INTERFACE.....</b>	<b>20</b>
<b>TABLE 8-6: GDDRAM ADDRESS MAP 1.....</b>	<b>26</b>
<b>TABLE 8-7: GDDRAM ADDRESS MAP 2.....</b>	<b>26</b>
<b>TABLE 8-8: GDDRAM ADDRESS MAP 3.....</b>	<b>27</b>
<b>TABLE 8-9: GDDRAM ADDRESS MAP 4.....</b>	<b>27</b>
<b>TABLE 8-10: GDDRAM ADDRESS MAP 5.....</b>	<b>28</b>
<b>TABLE 9-1: COMMAND TABLE.....</b>	<b>30</b>
<b>TABLE 9-2: GRAPHIC ACCELERATION COMMAND .....</b>	<b>36</b>
<b>TABLE 9-3: READ COMMAND TABLE .....</b>	<b>38</b>
<b>TABLE 9-4: ADDRESS INCREMENT TABLE (AUTOMATIC).....</b>	<b>38</b>
<b>TABLE 11-1: MAXIMUM RATINGS (VOLTAGE REFERENCED TO <math>V_{SS}</math>) .....</b>	<b>52</b>
<b>TABLE 12-1: DC CHARACTERISTICS .....</b>	<b>53</b>
<b>TABLE 13-1: AC CHARACTERISTICS .....</b>	<b>55</b>
<b>TABLE 13-2: 6800-SERIES MPU PARALLEL INTERFACE TIMING CHARACTERISTICS.....</b>	<b>56</b>
<b>TABLE 13-3: 8080-SERIES MPU PARALLEL INTERFACE TIMING CHARACTERISTICS.....</b>	<b>57</b>
<b>TABLE 13-4: SERIAL INTERFACE TIMING CHARACTERISTICS .....</b>	<b>58</b>

## FIGURES

FIGURE 4-1: SSD1329 BLOCK DIAGRAM .....	8
FIGURE 5-1: SSD1329Z DIE DRAWING .....	9
FIGURE 5-2: SSD1329Z ALIGNMENT MARK DIMENSIONS.....	10
FIGURE 6-1: SSD1329T1R1 PIN ASSIGNMENT .....	13
FIGURE 8-1: DATA READ BACK PROCEDURE - INSERTION OF DUMMY READ .....	18
FIGURE 8-2 : EXAMPLE OF WRITE PROCEDURE IN 8080 PARALLEL INTERFACE MODE .....	18
FIGURE 8-3 : EXAMPLE OF READ PROCEDURE IN 8080 PARALLEL INTERFACE MODE.....	18
FIGURE 8-4: DISPLAY DATA READ BACK PROCEDURE - INSERTION OF DUMMY READ .....	19
FIGURE 8-5: DISPLAY DATA WRITE PROCEDURE IN SPI MODE.....	20
FIGURE 8-6: SEGMENT AND COMMON DRIVER BLOCK DIAGRAM.....	21
FIGURE 8-7: SEGMENT AND COMMON DRIVER SIGNAL WAVEFORM .....	22
FIGURE 8-8: GRAY SCALE CONTROL BY PWM IN SEGMENT.....	23
FIGURE 8-9: OSCILLATOR CIRCUIT AND DISPLAY TIME GENERATOR.....	24
FIGURE 8-10: THE POWER ON SEQUENCE.....	29
FIGURE 8-11: THE POWER OFF SEQUENCE.....	29
FIGURE 10-1: EXAMPLE OF COLUMN AND ROW ADDRESS POINTER MOVEMENT .....	39
FIGURE 10-2: EXAMPLE OF SEGMENT CURRENT VERSUS CONTRAST SETTING .....	40
FIGURE 10-3: EFFECT OF SETTING THE SECOND PRE-CHARGE UNDER DIFFERENT SPEEDS.....	40
FIGURE 10-4 : HARD ICON BLINKING CYCLE (50% DUTY RATIO).....	41
FIGURE 10-5: ADDRESS POINTER MOVEMENT OF HORIZONTAL ADDRESS INCREMENT MODE.....	42
FIGURE 10-6: ADDRESS POINTER MOVEMENT OF VERTICAL ADDRESS INCREMENT MODE.....	42
FIGURE 10-7: OUTPUT PIN ASSIGNMENT WHEN COMMAND A0H BIT A[6]=0. ....	43
FIGURE 10-8: OUTPUT PIN ASSIGNMENT WHEN COMMAND A0H BIT A[6]=1. ....	43
FIGURE 10-9: EXAMPLE OF SET DISPLAY START LINE WITH NO REMAPPING .....	44
FIGURE 10-10: EXAMPLE OF SET DISPLAY OFFSET WITH NO REMAPPING .....	45
FIGURE 10-11: EXAMPLE OF NORMAL DISPLAY .....	46
FIGURE 10-12: EXAMPLE OF ENTIRE DISPLAY ON .....	46
FIGURE 10-13: EXAMPLE OF ENTIRE DISPLAY OFF .....	46
FIGURE 10-14: EXAMPLE OF INVERSE DISPLAY .....	46
FIGURE 10-15: EXAMPLE OF GAMMA CORRECTION BY GRAY SCALE TABLE SETTING .....	48
FIGURE 10-16: EXAMPLE OF DRAW RECTANGLE COMMAND.....	49
FIGURE 10-17: EXAMPLE OF COPY COMMAND.....	50
FIGURE 10-18: SCROLLING EXAMPLES.....	51
FIGURE 13-1: 6800-SERIES MPU PARALLEL INTERFACE CHARACTERISTICS .....	56
FIGURE 13-2 : 8080-SERIES PARALLEL INTERFACE CHARACTERISTICS (FORM 1).....	57
FIGURE 13-3 : 8080-SERIES PARALLEL INTERFACE CHARACTERISTICS (FORM 2).....	57
FIGURE 13-4: SERIAL INTERFACE CHARACTERISTICS .....	58
FIGURE 14-1: APPLICATION EXAMPLE FOR SSD1329 8-BIT 6800-PARALLEL INTERFACE MODE...	59
FIGURE 14-2: APPLICATION EXAMPLE FOR SSD1329 8-BIT 8080-PARALLEL INTERFACE MODE...	60
FIGURE 14-3: APPLICATION EXAMPLE FOR SSD1329 8-BIT SPI-SERIAL INTERFACE MODE .....	61
FIGURE 14-4: APPLICATION EXAMPLE FOR SSD1329 WHEN HARD ICONS ARE NOT USED.....	62
FIGURE 15-1: DIE TRAY INFORMATION .....	63
FIGURE 15-2: SSD1329T1R1 DETAIL DIMENSION .....	64

## 1 GENERAL DESCRIPTION

SSD1329 is a single-chip CMOS OLED/PLED driver with controller for 16 gray scale levels organic / polymer light emitting diode dot-matrix graphic display system. SSD1329 consists of 128 segments, 128 commons and 64 hard icons. This IC is designed for Common Cathode type OLED / PLED panel.

SSD1329 displays data directly from its internal 128 x 128 x 4 bits Graphic Data RAM (GDDRAM). Data/Commands are sent from general MCU through the hardware selectable 6800/8000 series compatible Parallel Interface or Serial Peripheral Interface.

## 2 FEATURES

- Support maximum of 128 x 128 matrix panel
- Support 64 hard icons, 2 icon rows with 2 pins for each row
- Power supply:  $V_{DD} = 2.4V \sim 3.5V$   
 $V_{CI} = 3.2V \sim 4.2V$   
 $V_{DDIO} = 1.7V \sim V_{DD}$   
 $V_{CC} = 9.0V \sim 18.0V$
- For matrix display:
  - Can output maximum segment source current: 350uA
  - Common maximum sink current: 40mA
- For hard icons:
  - Segment maximum source current: 127.5uA
  - 128 steps current control
- DC-DC 2X voltage converter for hard icons
- Embedded 128 x 128 x 4 bit SRAM display buffer
- 256 steps contrast current control
- Internal oscillator
- Programmable frame rate
- 8-bit 6800-series Parallel Interface, 8080-series Parallel Interface and Serial Peripheral Interface.
- Wide range of operating temperature: -40 to 85 °C


## 3 ORDERING INFORMATION

**Table 3-1: Ordering Information**

Ordering Part Number	SEG	COM	Icon SEG	Icon COM	Package Form	Reference	Remark
SSD1329Z	128	128	64	2	COG	Page 9	<ul style="list-style-type: none"> <li>• Min SEG pad pitch: 43.2 um</li> <li>• Min COM pad pitch: 51.8 um</li> </ul>
SSD1329T1R1	128	128	48	2	TAB	Page 13, 64	<ul style="list-style-type: none"> <li>• 8-bit 80 / 68 / SPI interface</li> <li>• Output lead pitch: 0.049925mm</li> <li>• 5 SPH, 35m film</li> </ul>

## 4 BLOCK DIAGRAM



Figure 4-1: SSD1329 Block Diagram





## 5 DIE PAD FLOOR PLAN

Figure 5-1: SSD1329Z Die Drawing



**Note**

<sup>1</sup> + represents the center of the alignment mark


	X-Axis (um)	Y-Axis (um)
	+5300.0	-100.0
	-5300.0	-100.0

All alignment keys have size 75 um x 75 um

Die Size (after sawing)	13410 ±50 um x 1504 ±50 um
Die Thickness	457 um ± 25 um
Min I/O pad pitch	76.2 um
Min SEG pad pitch	43.2 um
Min COM pad pitch	51.8 um
Bump Height	Nominal 15 um


**Bump Size**

Pad #	X [um]	Y [um]
1, 196, 197, 477	50	52
2-35, 162-195	37.2	52
36-161	56	44
198-264, 410-476	36.8	52
265-409	28.2	64



Pad 1,2,3 ... →

**Figure 5-2: SSD1329Z Alignment Mark Dimensions**





Pad #	Pad Name	X-Axis	Y-Axis	Pad #	Pad Name	X-Axis	Y-Axis
321	SEG55	691.2	680.0	401	SEG120	-2764.8	680.0
322	SEG56	648.0	680.0	402	SEG121	-2808.0	680.0
323	SEG57	604.8	680.0	403	SEG122	-2851.2	680.0
324	SEG58	561.6	680.0	404	SEG123	-2894.4	680.0
325	SEG59	518.4	680.0	405	SEG124	-2937.6	680.0
326	DUMMY	475.2	680.0	406	SEG125	-2980.8	680.0
327	DUMMY	432.0	680.0	407	SEG126	-3024.0	680.0
328	DUMMY	388.8	680.0	408	SEG127	-3067.2	680.0
329	DUMMY	345.6	680.0	409	DUMMY	-3110.4	680.0
330	DUMMY	302.4	680.0	410	DUMMY	-3153.6	686.0
331	DUMMY	259.2	680.0	411	DUMMY	-3196.8	686.0
332	DUMMY	216.0	680.0	412	DUMMY	-3240.0	686.0
333	DUMMY	172.8	680.0	413	COM64	-3283.2	686.0
334	DUMMY	129.6	680.0	414	COM65	-3326.4	686.0
335	DUMMY	86.4	680.0	415	COM66	-3369.6	686.0
336	DUMMY	43.2	680.0	416	COM67	-3412.8	686.0
337	DUMMY	0.0	680.0	417	COM68	-3456.0	686.0
338	DUMMY	-43.2	680.0	418	COM69	-3499.2	686.0
339	DUMMY	-86.4	680.0	419	COM70	-3542.4	686.0
340	DUMMY	-129.6	680.0	420	COM71	-3585.6	686.0
341	SEG60	-172.8	680.0	421	COM72	-3628.8	686.0
342	SEG61	-216.0	680.0	422	COM73	-3672.0	686.0
343	SEG62	-259.2	680.0	423	COM74	-3715.2	686.0
344	SEG63	-302.4	680.0	424	COM75	-3758.4	686.0
345	SEG64	-345.6	680.0	425	COM76	-3801.6	686.0
346	SEG65	-388.8	680.0	426	COM77	-3844.8	686.0
347	SEG66	-432.0	680.0	427	COM78	-3888.0	686.0
348	SEG67	-475.2	680.0	428	COM79	-3931.2	686.0
349	SEG68	-518.4	680.0	429	COM80	-3974.4	686.0
350	SEG69	-561.6	680.0	430	COM81	-4017.6	686.0
351	SEG70	-604.8	680.0	431	COM82	-4060.8	686.0
352	SEG71	-648.0	680.0	432	COM83	-4104.0	686.0
353	SEG72	-691.2	680.0	433	COM84	-4147.2	686.0
354	SEG73	-734.4	680.0	434	COM85	-4190.4	686.0
355	SEG74	-777.6	680.0	435	COM86	-4233.6	686.0
356	SEG75	-820.8	680.0	436	COM87	-4276.8	686.0
357	SEG76	-864.0	680.0	437	COM88	-4320.0	686.0
358	SEG77	-907.2	680.0	438	COM89	-4363.2	686.0
359	SEG78	-950.4	680.0	439	COM90	-4406.4	686.0
360	SEG79	-993.6	680.0	440	COM91	-4449.6	686.0
361	SEG80	-1036.8	680.0	441	COM92	-4492.8	686.0
362	SEG81	-1080.0	680.0	442	COM93	-4536.0	686.0
363	SEG82	-1123.2	680.0	443	COM94	-4579.2	686.0
364	SEG83	-1166.4	680.0	444	COM95	-4622.4	686.0
365	SEG84	-1209.6	680.0	445	COM96	-4665.6	686.0
366	SEG85	-1252.8	680.0	446	COM97	-4708.8	686.0
367	SEG86	-1296.0	680.0	447	COM98	-4752.0	686.0
368	SEG87	-1339.2	680.0	448	COM99	-4795.2	686.0
369	SEG88	-1382.4	680.0	449	COM100	-4838.4	686.0
370	SEG89	-1425.6	680.0	450	COM101	-4881.6	686.0
371	SEG90	-1468.8	680.0	451	COM102	-4924.8	686.0
372	SEG91	-1512.0	680.0	452	COM103	-4968.0	686.0
373	SEG92	-1555.2	680.0	453	COM104	-5011.2	686.0
374	SEG93	-1598.4	680.0	454	COM105	-5054.4	686.0
375	SEG94	-1641.6	680.0	455	COM106	-5097.6	686.0
376	SEG95	-1684.8	680.0	456	COM107	-5140.8	686.0
377	SEG96	-1728.0	680.0	457	COM108	-5184.0	686.0
378	SEG97	-1771.2	680.0	458	COM109	-5227.2	686.0
379	SEG98	-1814.4	680.0	459	COM110	-5270.4	686.0
380	SEG99	-1857.6	680.0	460	COM111	-5313.6	686.0
381	SEG100	-1900.8	680.0	461	COM112	-5356.8	686.0
382	SEG101	-1944.0	680.0	462	COM113	-5400.0	686.0
383	SEG102	-1987.2	680.0	463	COM114	-5443.2	686.0
384	SEG103	-2030.4	680.0	464	COM115	-5486.4	686.0
385	SEG104	-2073.6	680.0	465	COM116	-5529.6	686.0
386	SEG105	-2116.8	680.0	466	COM117	-5572.8	686.0
387	SEG106	-2160.0	680.0	467	COM118	-5616.0	686.0
388	SEG107	-2203.2	680.0	468	COM119	-5659.2	686.0
389	SEG108	-2246.4	680.0	469	COM120	-5702.4	686.0
390	SEG109	-2289.6	680.0	470	COM121	-5745.6	686.0
391	SEG110	-2332.8	680.0	471	COM122	-5788.8	686.0
392	SEG111	-2376.0	680.0	472	COM123	-5832.0	686.0
393	SEG112	-2419.2	680.0	473	COM124	-5875.2	686.0
394	SEG113	-2462.4	680.0	474	COM125	-5918.4	686.0
395	SEG114	-2505.6	680.0	475	COM126	-5961.6	686.0
396	SEG115	-2548.8	680.0	476	COM127	-6004.8	686.0
397	SEG116	-2592.0	680.0	477	DUMMY	-6048.0	686.0
398	SEG117	-2635.2	680.0				
399	SEG118	-2678.4	680.0				
400	SEG119	-2721.6	680.0				



**Table 6-1: SSD1329T1R1 Pin Assignment Table**

Pad no	Pad Name	Pad no	Pad Name	Pad no	Pad Name	Pad no	Pad Name	Pad no	Pad Name	Pad no	Pad Name	Pad no	Pad Name
1	NC	81	NC	161	NC	241	SEG55	321	COM8	401	NC		
2	VCC	82	NC	162	NC	242	SEG54	322	COM10	402	NC		
3	VDD	83	NC	163	NC	243	SEG53	323	COM12	403	NC		
4	VDDIO	84	NC	164	NC	244	SEG52	324	COM14	404	NC		
5	D7	85	COM127	165	NC	245	SEG51	325	COM16	405	NC		
6	D6	86	COM125	166	NC	246	SEG50	326	COM18	406	NC		
7	D5	87	COM123	167	NC	247	SEG49	327	COM20	407	NC		
8	D4	88	COM121	168	NC	248	SEG48	328	COM22	408	NC		
9	D3	89	COM119	169	SEG127	249	SEG47	329	COM24	409	ICS31		
10	D2	90	COM117	170	SEG126	250	SEG46	330	COM26	410	ICS30		
11	D1	91	COM115	171	SEG125	251	SEG45	331	COM28	411	ICS29		
12	D0	92	COM113	172	SEG124	252	SEG44	332	COM30	412	ICS28		
13	E/RD#	93	COM111	173	SEG123	253	SEG43	333	COM32	413	ICS27		
14	R/W#	94	COM109	174	SEG122	254	SEG42	334	COM34	414	ICS26		
15	D/C#	95	COM107	175	SEG121	255	SEG41	335	COM36	415	ICS25		
16	RES#	96	COM105	176	SEG120	256	SEG40	336	COM38	416	ICS24		
17	CS#	97	COM103	177	SEG119	257	SEG39	337	COM40	417	ICS23		
18	TREF	98	COM101	178	SEG118	258	SEG38	338	COM42	418	ICS22		
19	BS2	99	COM99	179	SEG117	259	SEG37	339	COM44	419	ICS21		
20	BS1	100	COM97	180	SEG116	260	SEG36	340	COM46	420	ICS20		
21	LVSS	101	COM95	181	SEG115	261	SEG35	341	COM48	421	ICS19		
22	VSS	102	COM93	182	SEG114	262	SEG34	342	COM50	422	ICS18		
23	VCOMH	103	COM91	183	SEG113	263	SEG33	343	COM52	423	ICS17		
24	VCHS	104	COM89	184	SEG112	264	SEG32	344	COM54	424	ICS16		
25	CYN	105	COM87	185	SEG111	265	SEG31	345	COM56	425	ICS15		
26	CYP	106	COM85	186	SEG110	266	SEG30	346	COM58	426	ICS14		
27	VC1	107	COM83	187	SEG109	267	SEG29	347	COM60	427	ICS13		
28	VC1R	108	COM81	188	SEG108	268	SEG28	348	COM62	428	ICS12		
29	VICON	109	COM79	189	SEG107	269	SEG27	349	COM64	429	ICS11		
30	NC	110	COM77	190	SEG106	270	SEG26	350	COM66	430	ICS10		
31	NC	111	COM75	191	SEG105	271	SEG25	351	COM68	431	ICS9		
32	NC	112	COM73	192	SEG104	272	SEG24	352	COM70	432	ICS8		
33	IC55	113	COM71	193	SEG103	273	SEG23	353	COM72	433	NC		
34	IC54	114	COM69	194	SEG102	274	SEG22	354	COM74	434	NC		
35	IC53	115	COM67	195	SEG101	275	SEG21	355	COM76				
36	IC52	116	COM65	196	SEG100	276	SEG20	356	COM78				
37	IC51	117	COM63	197	SEG99	277	SEG19	357	COM80				
38	IC50	118	COM61	198	SEG98	278	SEG18	358	COM82				
39	IC49	119	COM59	199	SEG97	279	SEG17	359	COM84				
40	IC48	120	COM57	200	SEG96	280	SEG16	360	COM86				
41	IC47	121	COM55	201	SEG95	281	SEG15	361	COM88				
42	IC46	122	COM53	202	SEG94	282	SEG14	362	COM90				
43	IC45	123	COM51	203	SEG93	283	SEG13	363	COM92				
44	IC44	124	COM49	204	SEG92	284	SEG12	364	COM94				
45	IC43	125	COM47	205	SEG91	285	SEG11	365	COM96				
46	IC42	126	COM45	206	SEG90	286	SEG10	366	COM98				
47	IC41	127	COM43	207	SEG89	287	SEG9	367	COM100				
48	IC40	128	COM41	208	SEG88	288	SEG8	368	COM102				
49	IC39	129	COM39	209	SEG87	289	SEG7	369	COM104				
50	IC38	130	COM37	210	SEG86	290	SEG6	370	COM106				
51	IC37	131	COM35	211	SEG85	291	SEG5	371	COM108				
52	IC36	132	COM33	212	SEG84	292	SEG4	372	COM110				
53	IC35	133	COM31	213	SEG83	293	SEG3	373	COM112				
54	IC34	134	COM29	214	SEG82	294	SEG2	374	COM114				
55	IC33	135	COM27	215	SEG81	295	SEG1	375	COM116				
56	IC32	136	COM25	216	SEG80	296	SEG0	376	COM118				
57	NC	137	COM23	217	SEG79	297	NC	377	COM120				
58	NC	138	COM21	218	SEG78	298	NC	378	COM122				
59	NC	139	COM19	219	SEG77	299	NC	379	COM124				
60	NC	140	COM17	220	SEG76	300	NC	380	COM126				
61	NC	141	COM15	221	SEG75	301	NC	381	NC				
62	NC	142	COM13	222	SEG74	302	NC	382	NC				
63	NC	143	COM11	223	SEG73	303	NC	383	NC				
64	NC	144	COM9	224	SEG72	304	NC	384	NC				
65	NC	145	COM7	225	SEG71	305	NC	385	NC				
66	NC	146	COM5	226	SEG70	306	NC	386	ICCO				
67	NC	147	COM3	227	SEG69	307	NC	387	ICCO				
68	NC	148	COM1	228	SEG68	308	NC	388	ICCO				
69	NC	149	NC	229	SEG67	309	NC	389	NC				
70	NC	150	NC	230	SEG66	310	NC	390	NC				
71	NC	151	NC	231	SEG65	311	NC	391	NC				
72	NC	152	NC	232	SEG64	312	NC	392	NC				
73	NC	153	NC	233	SEG63	313	NC	393	NC				
74	NC	154	NC	234	SEG62	314	NC	394	NC				
75	NC	155	NC	235	SEG61	315	NC	395	NC				
76	NC	156	NC	236	SEG60	316	NC	396	NC				
77	ICC1	157	NC	237	SEG59	317	COM0	397	NC				
78	ICC1	158	NC	238	SEG58	318	COM2	398	NC				
79	ICC1	159	NC	239	SEG57	319	COM4	399	NC				
80	NC	160	NC	240	SEG56	320	COM6	400	NC				

## 7 PIN DESCRIPTIONS

### Key:

- I = Input
- O = Output
- IO = Bi-directional (input/output)
- P = Power pin

**Table 7-1: Pin Descriptions**

Pin Name	Pin Type	Description
RES#	I	This pin is reset signal input. When the pin is LOW, initialization of the chip is executed. Keep this pin HIGH (i.e. connect to $V_{DDIO}$ ) during normal operation.
CS#	I	This pin is the chip select input. The chip is enabled for MCU communication only when CS# is pulled LOW.
D/C#	I	This pin is Data/Command control pin. When the pin is pulled HIGH (i.e. connect to $V_{DDIO}$ ), the data at D[7:0] is treated as data. When the pin is pulled LOW, the data at D[7:0] will be transferred to the command register. For detail relationship to MCU interface signals, please refer to the Timing Characteristics Diagrams in Figure 13-1 to Figure 13-4.
E (RD#)	I	This pin is MCU interface input. When interfacing to a 6800-series microprocessor, this pin will be used as the Enable (E) signal. Read/write operation is initiated when this pin is pulled HIGH (i.e. connect to $V_{DDIO}$ ) and the chip is selected. When connecting to an 8080-microprocessor, this pin receives the Read (RD#) signal. Data read operation is initiated when this pin is pulled LOW and the chip is selected.
R/W# (WR#)	I	This pin is MCU interface input. When interfacing to a 6800-series microprocessor, this pin will be used as Read/Write (R/W#) selection input. Read mode will be carried out when this pin is pulled HIGH (i.e. connect to $V_{DDIO}$ ) and write mode will be carried out when LOW. When 8080 interface mode is selected, this pin will be the Write (WR#) input. Data write operation is initiated when this pin is pulled LOW and the chip is selected.
D[7:0]	IO	These pins are 8-bit bi-directional data bus to be connected to the microprocessor's data bus.
BS[2:0]	I	These pins are MCU bus interface selection. Please refer to Table 7-2 for detail selection.
$V_{DDIO}$	P	This pin is a power supply pin of I/O buffer. It should be connected to $V_{DD}$ or external source. All I/O signal should have voltage high reference to $V_{DDIO}$ . When I/O signal pins (BS0, BS1, BS2, CLS, CL, D[7:0], interface signals...) pull HIGH, they should be connected to $V_{DDIO}$ .
$V_{DD}$	P	This pin in power supply for low volt logic. It must be connected to external source.
$V_{SS}, V_{LSS}$	P	These pins are ground pin and also act as ground reference for the logic pins. They must be connected to external ground.
CL	IO	This pin is the system clock input. When internal oscillator is disabled (i.e. CLS is pulled LOW), this pin receives display clock signal from external clock source. When internal clock is enabled (i.e. CLS is pulled HIGH), this pin should be left open and nothing should be connected to this pin.
CLS	I	This is the internal clock enable pin. When this pin is pulled HIGH (i.e. connect to $V_{DDIO}$ ), internal oscillator is selected. The internal clock will be disabled when it is pulled LOW, an external clock source must be connected to CL pin for normal operation.

Pin Name	Pin Type	Description
V <sub>CC</sub>	P	This pin is the most positive voltage supply of the chip. It is supplied either by external high voltage source or internal booster.
V <sub>COMH</sub>	P	A capacitor should be connected between this pin and V <sub>SS</sub> . No external power supply is allowed to connect to this pin.
I <sub>REF</sub>	I	This pin is the segment output current reference pin. I <sub>SEG</sub> is derived from I <sub>REF</sub> . A resistor should be connected between this pin and V <sub>DD</sub> to maintain the current around 10uA.
COM0 ~ COM127	O	These pins provide the Common switch signals to the OLED panel. These pins are in high impedance state when display is OFF.
SEG0 ~ SEG127	O	These pins provide the OLED segment driving signals. These pins are in high impedance state when display is OFF.
ICS0 ~ ICS63	O	These pins provide the Segment driving signals for hard icons.
ICC0 ~ ICC1	O	These pins provide the Common driving signals for hard icons.
V <sub>CI</sub>	P	This is the power supply pin of hard icon DC-DC voltage converter. It must be supplied externally when in-used. When hard icon DC-DC converter is not used, this pin should be left floated.
V <sub>ICON</sub>	P	This is the power output pin for DC-DC converter to drive hard icons. A 2uF capacitor is recommended to connect from this pin to the ground. If internal DC-DC converter is disabled, this pin is acted as the power input pin for driving hard icons externally.
V <sub>CHS</sub>	P	This is the ground pin for hard icon DC-DC voltage converter. It must be connected to external ground.
CYP, CYN	O	When the hard icon DC-DC voltage converter is used, a capacitor should be connected in between these pins. The recommended value of this capacitor is 1uF.
V <sub>CIR</sub>	O	When the hard icon DC-DC voltage converter is in-used, a resistor should be connected between V <sub>CI</sub> and this pin. The recommended value of this resistor is 20Ω. When hard icon DC-DC converter is not used, this pin should be left floated.

**Table 7-2: MCU Bus Interface Pin Selection**

Pin Name	6800-parallel interface (8 bit)	8080-parallel interface (8 bit)	Serial interface
BS0	0	0	0
BS1	0	1	0
BS2	1	1	0



## 8 FUNCTIONAL BLOCK DESCRIPTIONS

### 8.1 MPU Interface selection

SSD1329 MCU interface consist of 8 data pins and 5 control pins. The pin assignment at different interface mode is summarized in Table 8-1. Different MCU mode can be set by hardware selection on BS[2:0] pins (please refer to Table 7-2 for BS[2:0] setting).

**Table 8-1 : MCU interface assignment under different bus interface mode**

Pin Name Bus Interface	Data/Command Interface								Control Signal				
	D7	D6	D5	D4	D3	D2	D1	D0	E	R/W#	CS#	D/C#	RES#
8-bit 8080	D[7:0]								RD#	WR#	CS#	D/C#	RES#
8-bit 6800	D[7:0]								E	R/W#	CS#	D/C#	RES#
SPI	Tie LOW				NC	SDIN	SCLK	Tie LOW		CS#	D/C#	RES#	

#### 8.1.1 MPU Parallel 6800-series Interface

The parallel interface consists of 8 bi-directional data pins (D[7:0]), R/W#, D/C#, E and CS#.

A LOW in R/W# indicates WRITE operation and HIGH in R/W# indicates READ operation.

A LOW in D/C# indicates COMMAND read/write and HIGH in D/C# indicates DATA read/write.

The E input serves as data latch signal while CS# is LOW. Data is latched at the falling edge of E signal.

**Table 8-2: Control pins of 6800 interface**

Function	E	R/W#	CS#	D/C#
Write command	↓	L	L	L
Read status	↓	H	L	L
Write data	↓	L	L	H
Read data	↓	H	L	H

#### Note


<sup>(1)</sup>↓ stands for falling edge of signal

H stands for HIGH in signal

L stands for LOW in signal

In order to match the operating frequency of display RAM with that of the microprocessor, some pipeline processing is internally performed which requires the insertion of a dummy read before the first actual display data read. This is shown in Figure 8-1.

**Figure 8-1: Data read back procedure - insertion of dummy read**



### 8.1.2 MPU Parallel 8080-series Interface


The parallel interface consists of 8 bi-directional data pins (D[7:0]), RD#, WR#, D/C# and CS#.

A LOW in D/C# indicates COMMAND read/write and HIGH in D/C# indicates DATA read/write.


A rising edge of RD# input serves as a data READ latch signal while CS# is kept LOW.

A rising edge of WR# input serves as a data/command WRITE latch signal while CS# is kept LOW.

**Figure 8-2 : Example of Write procedure in 8080 parallel interface mode**



**Figure 8-3 : Example of Read procedure in 8080 parallel interface mode**



**Table 8-3: Control pins of 8080 interface (Form 1)**

Function	RD#	WR#	CS#	D/C#
Write command	H	↑	L	L
Read status	↑	H	L	L
Write data	H	↑	L	H
Read data	↑	H	L	H

**Note**

- (1) ↑ stands for rising edge of signal
- (2) H stands for HIGH in signal
- (3) L stands for LOW in signal
- (4) Refer to Figure 13-2 for Form 1 8080-Series MPU Parallel Interface Timing Characteristics

Alternatively, RD# and WR# can be keep stable while CS# serves as the data/command latch signal.

**Table 8-4: Control pins of 8080 interface (Form 2)**


Function	RD#	WR#	CS#	D/C#
Write command	H	L	↑	L
Read status	L	H	↑	L
Write data	H	L	↑	H
Read data	L	H	↑	H

**Note**

- (1) ↑ stands for rising edge of signal
- (2) H stands for HIGH in signal
- (3) L stands for LOW in signal
- (4) Refer to Figure 8-2 for Form 2 8080-Series MPU Parallel Interface Timing Characteristics

In order to match the operating frequency of display RAM with that of the microprocessor, some pipeline processing is internally performed which requires the insertion of a dummy read before the first actual display data read. This is shown in Figure 8-4.

**Figure 8-4: Display data read back procedure - insertion of dummy read**



### 8.1.3 MPU Serial Interface

The serial interface consists of serial clock SCLK, serial data SDIN, D/C#, CS#. In SPI mode, D0 acts as SCLK, D1 acts as SDIN. For the unused data pins, D2 should be left open. The pins from D3 to D7, E and R/W# can be connected to an external ground.


**Table 8-5: Control pins of Serial interface**

Function	E	R/W#	CS#	D/C#
Write command	Tie LOW	Tie LOW	L	L
Write data	Tie LOW	Tie LOW	L	H

SDIN is shifted into an 8-bit shift register on every rising edge of SCLK in the order of D7, D6, ... D0. D/C# is sampled on every eighth clock and the data byte in the shift register is written to the Graphic Display Data RAM (GDDRAM) or command register in the same clock.

Under serial mode, only write operations are allowed.


**Figure 8-5: Display data write procedure in SPI mode**



## 8.2 Segment Drivers/Common Drivers

Segment drivers have 128 current sources to drive OLED panel. The driving current can be adjusted from 0 to 300uA with 8 bits, 256 steps. Common drivers generate voltage scanning pulses. The block diagrams and waveforms of the segment and common driver are shown as follow.


Figure 8-6: Segment and Common Driver Block Diagram



The commons are scanned sequentially, row by row. If a row is not selected, all the pixels on the row are in reverse bias by driving those commons to voltage  $V_{COMH}$  as shown in Figure 8-7.

In the scanned row, the pixels on the row will be turned ON or OFF by sending the corresponding data signal to the segment pins. If the pixel is turned OFF, the segment current is kept at 0. On the other hand, the segment drives to  $I_{SEG}$  when the pixel is turned ON.

**Figure 8-7: Segment and Common Driver Signal Waveform**




There are four phases to driving an OLED a pixel. In phase 1, the pixel is reset by the segment driver to  $V_{LSS}$  in order to discharge the previous data charge stored in the parasitic capacitance along the segment electrode. The period of phase 1 can be programmed by command B1h A[3:0] from 1 to 15 DCLK. An OLED panel with larger capacitance requires a longer period for discharging.

In phase 2, first pre-charge is performed. The pixel is driven to attain the corresponding voltage level  $V_p$  from  $V_{LSS}$ . The amplitude of  $V_p$  can be programmed by the command BCh. The period of phase 2 can be programmed in length from 1 to 15 DCLK by command B1h A[7:4]. If the capacitance value of the pixel of OLED panel is larger, a longer period is required to charge up the capacitor to reach the desired voltage.

In phase 3, the OLED pixel is driven to the targeted driving voltage through second pre-charge. The second pre-charge can control the speed of the charging process. The period of phase 3 can be programmed by command BBh.

Last phase (phase 4) is current drive stage. The current source in the segment driver delivers constant current to the pixel. The driver IC employs PWM (Pulse Width Modulation) method to control the gray scale of each pixel individually. The wider pulse widths in the current drive stage results in brighter pixels and vice versa. This is shown in the following figure.




After finishing phase 4, the driver IC will go back to phase 1 to display the next row image data. This four-step cycle is run continuously to refresh image display on OLED panel.

The pulse width, which is counted from Phase 2 to Phase 4, is defined by command B7h "Set Default Gray Scale Table" or B8h "Set Gray Scale Table". In the table, the gray scale is defined in incremental way, with reference to the length of previous table entry.

### 8.3 Oscillator Circuit and Display Time Generator

Figure 8-9: Oscillator Circuit and Display Time Generator



This module is an On-Chip low power RC oscillator circuitry. The operation clock (CLK) can be generated either from internal oscillator or external source CL pin. This selection is done by CLS pin. If CLS pin is pulled HIGH, internal oscillator is chosen and CL should be left open. Pulling CLS pin LOW disables internal oscillator and external clock must be connected to CL pins for proper operation. When the internal oscillator is selected, its output frequency  $F_{OSC}$  can be changed by command B3h, please refer to Table 9-1.

The display clock (DCLK) for the Display Timing Generator is derived from CLK. The division factor “D” can be programmed from 1 to 16 by command B3h

$$DCLK = F_{OSC} / D$$

The frame frequency of display is determined by the following formula.

$$F_{FRM} = \frac{F_{osc}}{D \times K \times \text{No. of Mux}}$$

where

- D stands for clock divide ratio. It is set by command B3h A[3:0]. The divide ratio has the range from 1 to 16.
- K is row period. It is configured by command B2h. This value should comply with following condition.  

$$K \geq \text{Phase 1} + \text{Phase 2} + \text{Phase 3} + \text{GS15}$$
- Number of multiplex ratio is set by command A8h. The power ON reset value is 7Fh.
- $F_{OSC}$  is the oscillator frequency. It can be changed by command B3h A[7:4]. The higher the register setting results in faster frequency.

If the frame frequency is set too low, flickering may occur. On the other hand, higher frame frequency leads to higher power consumption on the whole system.



## 8.4 Command Decoder and Command Interface

This module determines whether the input data is interpreted as data or command. Data is interpreted based upon the input of the D/C# pin.

If D/C# pin is HIGH, [7:0] is treated as either the data bytes of multiple byte command or display data written to Graphic Display Data RAM (GDDRAM). If it is LOW, the input at D[7:0] is interpreted as a command. Then data input will be decoded and written to the corresponding command register.

## 8.5 Reset Circuit

When RES# input is LOW, the chip is initialized with the following status:

1. Display is OFF
2. 128 x 128 Display Mode
3. Normal segment and display data column address and row address mapping (SEG0 mapped to address 00h and COM0 mapped to address 00h)
4. Shift register data clear in serial interface
5. Display start line is set at display RAM address 0
6. Column address counter is set at 0
7. Normal scan direction of the COM outputs
8. Contrast control register is set at 80h

## 8.6 Current Control and Voltage Control

This block is used to derive the incoming power sources into the different levels of internal use voltage and current.  $V_{CC}$  and  $V_{DD}$  are external power supplies.  $I_{REF}$  is a reference current source for segment current drivers.

## 8.7 Hard icons column and row drivers

There are 64 segment drivers as the current sources to hard icons and 2 common drivers with 2 pins each to sink the current. The hard icons drivers support either DC or AC driving method.

## 8.8 DC-DC converter for Hard icons

It is a 2X charge-pump type voltage generator circuit. It doubles the voltage input  $V_{CI}$  to generate  $V_{ICON}$ .  $V_{ICON}$  is the voltage supply to the hard icons driver.

## 8.9 Gray Scale Decoder

In SSD1329 there are 16 gray levels from GS0 to GS15. The gray scale of the display is defined by the pulse width (PW) of current drive phase, except GS0 there is no pre-charge (phase 2,3) and current drive (phase 4).

## 8.10 Graphic Display Data RAM (GDDRAM)

The GDDRAM is a bit mapped static RAM holding the bit pattern to be displayed. The size of the RAM is 128x128x4 bits. For mechanical flexibility, re-mapping on both Segment and Common outputs can be selected by software. The GDDRAM address maps in Table 8-6 to Table 8-10 show some examples on using the command “Set Re-map” A0h to re-map the GDDRAM. In the following tables, the lower nibble and higher nibble of D0 ,D1, D2, ...,D8189, D8190, D8191 represent the 128x128 data bytes in the GDDRAM.

Table 8-6 shows the GDDRAM map under the following condition:

- Command “Set Re-map” A0h is set to:
  - Disable Column Address Re-map (A[0]=0)
  - Disable Nibble Re-map (A[1]=0)
  - Enable Horizontal Address Increment (A[2]=0)
  - Disable COM Re-map (A[4]=0)
- Display Start Line=00h
- Data byte sequence: D0, D1, D2 ... D8191

**Table 8-6: GDDRAM Address Map 1**

		SEG0	SEG1	SEG2	SEG3		SEG124	SEG125	SEG126	SEG127	SEG Outputs Column Address (HEX)	
		00		01			3E		3F			
COM0	00	D0[3:0]	D0[7:4]	D1[3:0]	D1[7:4]		D62[3:0]	D62[7:4]	D63[3:0]	D63[7:4]		
COM1	01	D64[3:0]	D64[7:4]	D65[3:0]	D65[7:4]		D126[3:0]	D126[7:4]	D127[3:0]	D127[7:4]		
COM126	7E	D8064[3:0]	D8064[7:4]	D8065[3:0]	D8065[7:4]		D8126[3:0]	D8126[7:4]	D8127[3:0]	D8127[7:4]		
COM127	7F	D8128[3:0]	D8128[7:4]	D8129[3:0]	D8129[7:4]		D8190[3:0]	D8190[7:4]	D8191[3:0]	D8191[7:4]		
COM Outputs	Row Address (HEX)											Nibble Re-map A[1]=0

Table 8-7 shows the GDDRAM map under the following condition:

- Command “Set Re-map” A0h is set to:
  - Disable Column Address Re-map (A[0]=0)
  - Disable Nibble Re-map (A[1]=0)
  - Enable Vertical Address Increment (A[2]=1)
  - Disable COM Re-map (A[4]=0)
- Display Start Line=00h
- Data byte sequence: D0, D1, D2 ... D8191

**Table 8-7: GDDRAM Address Map 2**

		SEG0	SEG1	SEG2	SEG3		SEG124	SEG125	SEG126	SEG127	SEG Outputs Column Address (HEX)	
		00		01			3E		3F			
COM0	00	D0[3:0]	D0[7:4]	D128[3:0]	D128[7:4]		D7936[3:0]	D7936[7:4]	D8064[3:0]	D8064[7:4]		
COM1	01	D1[3:0]	D1[7:4]	D129[3:0]	D129[7:4]		D7937[3:0]	D7937[7:4]	D8065[3:0]	D8065[7:4]		
COM126	7E	D126[3:0]	D126[7:4]	D254[3:0]	D254[7:4]		D8062[3:0]	D8062[7:4]	D8190[3:0]	D8190[7:4]		
COM127	7F	D127[3:0]	D127[7:4]	D255[3:0]	D255[7:4]		D8063[3:0]	D8063[7:4]	D8191[3:0]	D8191[7:4]		
COM Outputs	Row Address (HEX)											Nibble Re-map A[1]=0

(Display Startline=0)

Table 8-8 shows the GDDRAM map under the following condition:

- Command “Set Re-map” A0h is set to:
  - Enable Column Address Re-map (A[0]=1)
  - Enable Nibble Re-map (A[1]=1)
  - Enable Horizontal Address Increment (A[2]=0)
  - Disable COM Re-map (A[4]=0)
- Display Start Line=00h
- Data byte sequence: D0, D1, D2 ... D8191

**Table 8-8: GDDRAM Address Map 3**

		SEG0	SEG1	SEG2	SEG3		SEG124	SEG125	SEG126	SEG127	SEG Outputs Column Address (HEX)
		3F		3E			01		00		
COM0	00	D63[7:4]	D63[3:0]	D62[7:4]	D62[3:0]		D1[7:4]	D1[3:0]	D0[7:4]	D0[3:0]	
COM1	01	D127[7:4]	D127[3:0]	D126[7:4]	D126[3:0]		D65[7:4]	D65[3:0]	D64[7:4]	D64[3:0]	
COM126	7E	D8127[7:4]	D8127[3:0]	D8126[7:4]	D8126[3:0]		D8065[7:4]	D8065[3:0]	D8064[7:4]	D8064[3:0]	
COM127	7F	D8191[7:4]	D8191[3:0]	D8190[7:4]	D8190[3:0]		D8129[7:4]	D8129[3:0]	D8128[7:4]	D8128[3:0]	
COM Outputs	Row Address (HEX)										

(Display Startline=0)

Nibble Re-map A[1]=1

For vertical scrolling of the display, an internal register storing display start line can be set to control the portion of the RAM data to be mapped to the display. The Table 8-9 shows the example in which the display start line register is set to 78h with the following condition:

- Command “Set Re-map” A0h is set to:
  - Disable Column Address Re-map (A[0]=0)
  - Disable Nibble Re-map (A[1]=0)
  - Enable Horizontal Address Increment (A[2]=0)
  - Enable COM Re-map (A[4]=1)
- Display Start Line=78h (corresponds to COM119)
- Data byte sequence: D0, D1, D2 ... D8191

**Table 8-9: GDDRAM Address Map 4**

		SEG0	SEG1	SEG2	SEG3		SEG124	SEG125	SEG126	SEG127	SEG Outputs Column Address (HEX)
		00		01			3E		3F		
COM119	00	D0[3:0]	D0[7:4]	D1[3:0]	D1[7:4]		D62[3:0]	D62[7:4]	D63[3:0]	D63[7:4]	
COM118	01	D64[3:0]	D64[7:4]	D65[3:0]	D65[7:4]		D126[3:0]	D126[7:4]	D127[3:0]	D127[7:4]	
COM121	7E	D8064[3:0]	D8064[7:4]	D8065[3:0]	D8065[7:4]		D8126[3:0]	D8126[7:4]	D8127[3:0]	D8127[7:4]	
COM120	7F	D8128[3:0]	D8128[7:4]	D8129[3:0]	D8129[7:4]		D8190[3:0]	D8190[7:4]	D8191[3:0]	D8191[7:4]	
COM Outputs	Row Address (HEX)										

(Display Startline=78h)

Nibble Re-map A[1]=0

Table 8-10 shows the GDDRAM map under the following condition:

- Command “Set Re-map” A0h is set to:
  - Disable Column Address Re-map (A[0]=0)
  - Disable Nibble Re-map (A[1]=0)
  - Enable Horizontal Address Increment (A[2]=0)
  - Disable COM Re-map (A[4]=0)
- Display Start Line=00h
- Column Start Address=01h
- Column End Address=3Eh
- Row Start Address=01h
- Row End Address=7Eh
- Data byte sequence: D0, D1, D2 ... D7811

**Table 8-10: GDDRAM Address Map 5**

		SEG0	SEG1	SEG2	SEG3		SEG124	SEG125	SEG126	SEG127	
		00		01			3E		3F		
COM0	00										
COM1	01			D0[3:0]	D0[7:4]		D61[3:0]	D61[7:4]			
COM126	7E			D7750[3:0]	D7750[7:4]		D7811[3:0]	D7811[7:4]			
COM127	7F										

COM Outputs (Display Startline=0)      Row Address (HEX)      Nibble Re-map A[1]=0

**Note**

- <sup>(1)</sup> Please refer to Table 9-1 for the details of setting command “Set Re-map” A0h.
- <sup>(2)</sup> The “Display Start Line” is set by the command “Set Display Start Line” A1h and please refer to Table for the setting details
- <sup>(3)</sup> The “Column Start/End Address” is set by the command “Set Column Address” 15h and please refer to Table 9-1 for the setting details
- <sup>(4)</sup> The “Row Start/End Address” is set by the command “Set Row Address” 75h and please refer to Table 9-1 for the setting details


### 8.11 Power ON and OFF Sequence

The following figures illustrate the power ON and power OFF sequence of SSD1329 (assume  $V_{DD}$  and  $V_{DDIO}$  are at the same voltage level and hard icon is not used).

*Power ON sequence:*

1. Power ON  $V_{DD}$ ,  $V_{DDIO}$ .
2. After  $V_{DD}$ ,  $V_{DDIO}$  become stable, set RES# pin LOW (logic low) for at least 3 $\mu$ s ( $t_1$ ) and then HIGH (logic high).
3. After set RES# pin LOW (logic low), wait for at least 3 $\mu$ s ( $t_2$ ). Then Power ON  $V_{CC}$ .<sup>(1)</sup>
4. After  $V_{CC}$  become stable, send command AFh for display ON. SEG/COM will be ON after 100 $\mu$ s ( $t_{AF}$ ).


**Figure 8-10: The Power ON sequence.**



*Power OFF sequence:*

1. Send command AEh for display OFF.
2. Power OFF  $V_{CC}$ .<sup>(1), (2)</sup>
3. Wait for  $t_{OFF}$ . Power OFF  $V_{DD}$ ,  $V_{DDIO}$ . (where Minimum  $t_{OFF}$ =0ms, Typical  $t_{OFF}$ =100ms)

**Figure 8-11: The Power OFF sequence**



**Note:**

- (1) Since an ESD protection circuit is connected between  $V_{DD}$ ,  $V_{DDIO}$  and  $V_{CC}$ ,  $V_{CC}$  becomes lower than  $V_{DD}$  whenever  $V_{DD}$ ,  $V_{DDIO}$  are ON and  $V_{CC}$  is OFF as shown in the dotted line of  $V_{CC}$  in Figure 8-10 and Figure 8-11.
- (2)  $V_{CC}$  should be kept float (disable) when it is OFF.
- (3) Power Pins ( $V_{DD}$ ,  $V_{DDIO}$ ,  $V_{CC}$ ) can never be pulled to ground under any circumstance.
- (4) The register values are reset after  $t_1$ .
- (5)  $V_{DD}$ ,  $V_{DDIO}$  should not be Power OFF before  $V_{CC}$  Power OFF.

## 9 COMMAND TABLE

**Table 9-1: Command Table**

(D/C# = 0, R/W# (WR#) = 0, E (RD#) = 1) unless specific setting is stated

Fundamental Command Table											
D/C#	Hex	D7	D6	D5	D4	D3	D2	D2	D0	Command	Description
0 0 0	15 A[5:0] B[5:0]	0 * *	0 * *	0 A <sub>5</sub> B <sub>5</sub>	1 A <sub>4</sub> B <sub>4</sub>	0 A <sub>3</sub> B <sub>3</sub>	1 A <sub>2</sub> B <sub>2</sub>	0 A <sub>1</sub> B <sub>1</sub>	1 A <sub>0</sub> B <sub>0</sub>	Set Column Address	Setup Column start and end address A[5:0]: Start Address, range:00h~3Fh, (RESET = 00h) B[5:0]: End Address, range:00h~3Fh, (RESET = 3Fh)  Please refers to Section 8.10 Graphic Display Data RAM (GDDRAM) for relationship between Column Address setting and GDDRAM structure.
0 0 0	75 A[6:0] B[6:0]	0 * *	1 A <sub>6</sub> B <sub>6</sub>	1 A <sub>5</sub> B <sub>5</sub>	1 A <sub>4</sub> B <sub>4</sub>	0 A <sub>3</sub> B <sub>3</sub>	1 A <sub>2</sub> B <sub>2</sub>	0 A <sub>1</sub> B <sub>1</sub>	1 A <sub>0</sub> B <sub>0</sub>	Set Row Address	Setup Row start and end address A[6:0]: Start Address, range:00h~7Fh, (RESET = 00h) B[6:0]: End Address, range:00h~7Fh, (RESET = 7Fh)  Please refers to 8.10 Graphic Display Data RAM (GDDRAM) for relationship between Row Address setting and GDDRAM structure.
0 0	81 A[7:0]	1 A <sub>7</sub>	0 A <sub>6</sub>	0 A <sub>5</sub>	0 A <sub>4</sub>	0 A <sub>3</sub>	0 A <sub>2</sub>	0 A <sub>1</sub>	1 A <sub>0</sub>	Set Contrast Current	A[7:0]: Set Contrast Value, range:0~255, (RESET = 80h)
0 0	82 A[7:0]	1 A <sub>7</sub>	0 A <sub>6</sub>	0 A <sub>5</sub>	0 A <sub>4</sub>	0 A <sub>3</sub>	0 A <sub>2</sub>	1 A <sub>1</sub>	0 A <sub>0</sub>	Set Second Pre-charge Speed	A[7:1]: Set Second Pre-charge Speed  A[7:1] = 0000000b, Second Pre-charge speed = 1 A[7:1] = 0000001b, Second Pre-charge speed = 3 : A[7:1] = 1111111b, Second Pre-charge speed = 255  The RESET value of A[7:1] depends on the value of the contrast current (81h) and is equal to: 2*81h A[7:0] + 1 (maximum 7Fh)  A[0] = 0, Disable doubling the Second Pre-charge speed (RESET) A[0] = 1, Enable doubling the Second Pre-charge speed  Please refer to Figure 10-3 for the illustration of difference Second Pre-charge speed settings.
0 0	90 A[7:0]	1 *	0 *	0 A <sub>5</sub>	1 A <sub>4</sub>	0 *	0 *	0 A <sub>1</sub>	0 A <sub>0</sub>	Set Master Icon Control	A[1:0]: Icon control A[1:0] = 00b, Icon RESET to normal display (RESET) A[1:0] = 01b, Icon All ON (without altering icon ON / OFF register) A[1:0] = 10b, Icon All OFF (without altering icon ON / OFF register)  A[4] = 0b, Disable icon display (RESET) A[4] = 1b, Enable icon display  A[5] = 0b, Disable V <sub>ICON</sub> charge pump circuit (RESET) A[5] = 1b, Enable V <sub>ICON</sub> charge pump circuit

Fundamental Command Table											
D/C#	Hex	D7	D6	D5	D4	D3	D2	D2	D0	Command	Description
0 0	91 A[7:0]	1 A <sub>7</sub>	0 A <sub>6</sub>	0 A <sub>5</sub>	1 A <sub>4</sub>	0 A <sub>3</sub>	0 A <sub>2</sub>	0 A <sub>1</sub>	1 A <sub>0</sub>		<p>A[7:0]: Set Icon current range</p> <p>A[7:0] = 00h, max icon current = 0.0uA  A[7:0] = 01h, max icon current = 0.5uA  A[7:0] = 02h, max icon current = 1.0uA  A[7:0] = 03h, max icon current = 1.5uA  A[7:0] = 04h, max icon current = 2.0uA  ...  ...  A[7:0] = FCh, max icon current = 126.0uA  A[7:0] = FDh, max icon current = 126.5uA  A[7:0] = FEh, max icon current = 127.0uA  A[7:0] = FFh, max icon current = 127.5uA (RESET)</p> <p><b>Note</b>  <sup>(1)</sup> The larger the icon current range is, the better the uniformity is.</p>
0 0 0 ... ... 0 0	92 A0[6:0] A1[6:0] ... ... A62[6:0] A63[6:0]	1 * * ... ... * *	0 A0 <sub>6</sub> A1 <sub>6</sub> ... ... A62 <sub>6</sub> A63 <sub>6</sub>	0 A0 <sub>5</sub> A1 <sub>5</sub> ... ... A62 <sub>5</sub> A63 <sub>5</sub>	1 A0 <sub>4</sub> A1 <sub>4</sub> ... ... A62 <sub>4</sub> A63 <sub>4</sub>	0 A0 <sub>3</sub> A1 <sub>3</sub> ... ... A62 <sub>3</sub> A63 <sub>3</sub>	0 A0 <sub>2</sub> A1 <sub>2</sub> ... ... A62 <sub>2</sub> A63 <sub>2</sub>	1 A0 <sub>1</sub> A1 <sub>1</sub> ... ... A62 <sub>1</sub> A63 <sub>1</sub>	0 A0 <sub>0</sub> A1 <sub>0</sub> ... ... A62 <sub>0</sub> A63 <sub>0</sub>		<p>Set each Icon current by the formula:  <math>(AN[6:0] / 127) \times \text{max icon current}</math>,  where the max icon current is defined by the command  “Set icon current range” 91h and N=0~63.</p> <p>e.g. Icon Current of ICS0 = (A0[6:0]/127) x max icon current.</p> <p>A0[6:0]: icon current for ICS0, range: 00h~7Fh  A1[6:0]: icon current for ICS1, range: 00h~7Fh  ...  ...  A62[6:0]: icon current for ICS62, range: 00h~7Fh  A63[6:0]: icon current for ICS63, range: 00h~7Fh</p> <p><b>Note</b>  <sup>(1)</sup> All 64 levels (1 level for each ICS signals) of icon current must be entered, in order to operate this command properly.  <sup>(2)</sup> The icon current of the unused icon pins must be set to zero by this command.</p>
0 0	93 A[7:0]	1 A <sub>7</sub>	0 A <sub>6</sub>	0 A <sub>5</sub>	1 A <sub>4</sub>	0 A <sub>3</sub>	0 A <sub>2</sub>	1 A <sub>1</sub>	1 A <sub>0</sub>		<p>Individual icon selection:  A[5:0]: select one of the 64 icons from ICS0 ~ ICS63</p> <p>A[7:6] = 00b, turn OFF selected icon  A[7:6] = 01b, turn ON selected icon  A[7:6] = 11b, blink selected icon</p> <p>e.g. A[7:0] = 01000000b, turn ON icon ICS0  A[7:0] = 00111111b, turn OFF icon ICS63</p>
0 0	94 A[7:6]	1 A <sub>7</sub>	0 A <sub>6</sub>	0 *	1 *	0 *	1 *	0 *	0 *		<p>A[7:6]: Master control of Icon register</p> <p>A[7:6] = 00b, turn OFF all icon  A[7:6] = 01b, turn ON all icon  A[7:6] = 11b, blink all icons</p>

**Fundamental Command Table**

D/C#	Hex	D7	D6	D5	D4	D3	D2	D2	D0	Command	Description																																												
0 0	95 A[7:0]	1 *	0 *	0 0	1 1	0 *	1 A <sub>2</sub>	0 A <sub>1</sub>	1 A <sub>0</sub>		<p>A[2:0]: Set Icon blinking cycle:</p> <table border="1"> <thead> <tr> <th>A[2:0]</th> <th>blinking cycle</th> <th>A[2:0]</th> <th>blinking cycle</th> </tr> </thead> <tbody> <tr> <td>000b</td> <td>0.25sec</td> <td>100b</td> <td>1.25sec</td> </tr> <tr> <td>001b</td> <td>0.50sec</td> <td>101b</td> <td>1.50sec</td> </tr> <tr> <td>010b</td> <td>0.75sec</td> <td>110b</td> <td>1.75sec</td> </tr> <tr> <td>011b</td> <td>1.00sec(RESET)</td> <td>111b</td> <td>2.00sec</td> </tr> </tbody> </table> <p>Set Icon Blinking Cycle</p> <p><b>Note</b></p> <p>(1) Blinking cycles is measured at reset icon frame frequency and duty ratio of 50% ( refer to Figure 10-4 for the meaning of 50% duty ratio)</p> <p>(2) There is 10% tolerance in the above blinking cycle values.</p> <p>(3) A[5:4] must be set to 01b.</p>	A[2:0]	blinking cycle	A[2:0]	blinking cycle	000b	0.25sec	100b	1.25sec	001b	0.50sec	101b	1.50sec	010b	0.75sec	110b	1.75sec	011b	1.00sec(RESET)	111b	2.00sec																								
A[2:0]	blinking cycle	A[2:0]	blinking cycle																																																				
000b	0.25sec	100b	1.25sec																																																				
001b	0.50sec	101b	1.50sec																																																				
010b	0.75sec	110b	1.75sec																																																				
011b	1.00sec(RESET)	111b	2.00sec																																																				
0 0	96 A[7:0]	1 A <sub>7</sub>	0 A <sub>6</sub>	0 A <sub>5</sub>	1 A <sub>4</sub>	0 *	1 A <sub>2</sub>	1 A <sub>1</sub>	0 A <sub>0</sub>		<p>A[2:0]: Set icon DC drive / AC drive duty ratio</p> <table> <tbody> <tr> <td>000b</td> <td>DC drive (RESET)</td> </tr> <tr> <td>001b</td> <td>63 / 64 duty ratio</td> </tr> <tr> <td>010b</td> <td>62 / 64 duty ratio</td> </tr> <tr> <td>011b</td> <td>61 / 64 duty ratio</td> </tr> <tr> <td>100b</td> <td>60 / 64 duty ratio</td> </tr> <tr> <td>101b</td> <td>59 / 64 duty ratio</td> </tr> <tr> <td>110b</td> <td>58 / 64 duty ratio</td> </tr> <tr> <td>111b</td> <td>57 / 64 duty ratio</td> </tr> </tbody> </table> <p>A[7:4]: Set icon frame frequency</p> <p>The icon frame frequency (F<sub>IFRM</sub>) is calculated by this formula:</p> $F_{IFRM} = \frac{64000}{64 \times (A[7:4] + 1)}$ <p>where A[7:4] is ranged from 8~15 as follow.</p> <table border="1"> <thead> <tr> <th colspan="4">A[7:4] setting</th> </tr> </thead> <tbody> <tr> <td>0101b</td> <td>5d</td> <td>1011b</td> <td>11d</td> </tr> <tr> <td>0110b</td> <td>6d</td> <td>1100b</td> <td>12d</td> </tr> <tr> <td>0111b</td> <td>7d</td> <td>1101b</td> <td>13d</td> </tr> <tr> <td>1000b</td> <td>8d</td> <td>1110b</td> <td>14d</td> </tr> <tr> <td>1001b</td> <td>9d (RESET)</td> <td>1111b</td> <td>15d</td> </tr> <tr> <td>1010b</td> <td>10d</td> <td></td> <td></td> </tr> </tbody> </table> <p>Set Icon Driving Scheme and Icon Frame Frequency</p> <p>Example: when in default case,</p> $F_{IFRM} = \frac{64000}{64 \times (9 + 1)} = 100Hz$ <p><b>Note</b></p> <p>(1) Icon frame frequency must NOT be set to 0000b.</p> <p>(2) There is 10% tolerance in the above frequency value</p>	000b	DC drive (RESET)	001b	63 / 64 duty ratio	010b	62 / 64 duty ratio	011b	61 / 64 duty ratio	100b	60 / 64 duty ratio	101b	59 / 64 duty ratio	110b	58 / 64 duty ratio	111b	57 / 64 duty ratio	A[7:4] setting				0101b	5d	1011b	11d	0110b	6d	1100b	12d	0111b	7d	1101b	13d	1000b	8d	1110b	14d	1001b	9d (RESET)	1111b	15d	1010b	10d		
000b	DC drive (RESET)																																																						
001b	63 / 64 duty ratio																																																						
010b	62 / 64 duty ratio																																																						
011b	61 / 64 duty ratio																																																						
100b	60 / 64 duty ratio																																																						
101b	59 / 64 duty ratio																																																						
110b	58 / 64 duty ratio																																																						
111b	57 / 64 duty ratio																																																						
A[7:4] setting																																																							
0101b	5d	1011b	11d																																																				
0110b	6d	1100b	12d																																																				
0111b	7d	1101b	13d																																																				
1000b	8d	1110b	14d																																																				
1001b	9d (RESET)	1111b	15d																																																				
1010b	10d																																																						



Fundamental Command Table											
D/C#	Hex	D7	D6	D5	D4	D3	D2	D2	D0	Command	Description
0 0	A0 A[7:0]	1 A <sub>7</sub>	0 A <sub>6</sub>	1 A <sub>5</sub>	0 A <sub>4</sub>	0 A <sub>3</sub>	0 A <sub>2</sub>	0 A <sub>1</sub>	0 A <sub>0</sub>	Set Re-map	Re-map setting in Graphic Display Data RAM (GDDRAM) A[7:0]: Remap (RESET = 00h) A[0] = 0b, Disable Column Address Re-map (RESET) A[0] = 1b, Enable Column Address Re-map A[1] = 0b, Disable Nibble Re-map (RESET) A[1] = 1b, Enable Nibble Re-map A[2] = 0b, Enable Horizontal Address Increment (RESET) A[2] = 1b, Enable Vertical Address Increment A[4] = 0b, Disable COM Re-map (RESET) A[4] = 1b, Enable COM Re-map A[6] = 0b, Disable COM Split Odd Even (RESET) A[6] = 1b, Enable COM Split Odd Even
0 0	A1 A[7:0]	1 *	0 A <sub>6</sub>	1 A <sub>5</sub>	0 A <sub>4</sub>	0 A <sub>3</sub>	0 A <sub>2</sub>	0 A <sub>1</sub>	1 A <sub>0</sub>	Set Display Start Line	A[6:0]: Vertical shift by setting the starting address of display RAM from 0 ~ 127 (RESET = 00h)
0 0	A2 A[7:0]	1 *	0 A <sub>6</sub>	1 A <sub>5</sub>	0 A <sub>4</sub>	0 A <sub>3</sub>	0 A <sub>2</sub>	1 A <sub>1</sub>	0 A <sub>0</sub>	Set Display Offset	A[6:0]: Set vertical offset by COM from 0 ~ 127 (RESET = 00h) e.g. Set A[6:0] to 010000b to move COM16 towards COM0 direction for 16 row
0 0 0 0	A4 A5 A6 A7	1 1 1 1	0 0 0 0	1 1 1 1	0 0 0 0	0 0 0 0	1 1 1 1	0 0 1 1	0 1 0 1	Set Display Mode	A4: Normal display (RESET) A5: All ON (All pixels have gray scale of 15, GS15) A6: All OFF (All pixels have gray scale of 0, GS0) A7: Inverse Display (GS0 → GS15, GS1 → GS14, GS2 → GS13, ...)
0 0	A8 A[6:0]	0 *	0 A <sub>6</sub>	0 A <sub>5</sub>	1 A <sub>4</sub>	0 A <sub>3</sub>	1 A <sub>2</sub>	0 A <sub>1</sub>	1 A <sub>0</sub>	Set MUX Ratio	A[6:0]: Set MUX ratio from 16MUX ~ 128MUX: A[6:0] = 15 represents 16MUX A[6:0] = 16 represents 17MUX : A[6:0] = 126 represents 127MUX A[6:0] = 127 represents 128MUX (RESET) It should be noted that A[6:0]=0~14 is not allowed.
0 0	AE AF	1 1	0 0	1 1	0 0	1 1	1 1	1 1	0 1	Set Sleep mode ON / OFF	A[0] = 0b, Sleep mode ON (The display is OFF) A[0] = 1b, Sleep mode OFF (The display is ON)

Fundamental Command Table											
D/C#	Hex	D7	D6	D5	D4	D3	D2	D2	D0	Command	Description
0 0	B1 A[7:0]	1 A <sub>7</sub>	0 A <sub>6</sub>	1 A <sub>5</sub>	1 A <sub>4</sub>	0 A <sub>3</sub>	0 A <sub>2</sub>	0 A <sub>1</sub>	1 A <sub>0</sub>	Set Phase Length	<p>A[7:0]: RESET and first pre-charge phase length (RESET=53h)</p> <p>A[3:0]: Phase 1 period of 1~15 DCLK's (RESET=3h) e.g. A[3:0] = 1111b, 15 DCLK Clock</p> <p>A[7:4]: Phase 2 period of 1~15 DCLK's (RESET=5h) e.g. A[7:4] = 1111b, 15 DCLK Clocks</p> <p><b>Note</b> (<sup>1</sup>) 0 DCLK is invalid in phase 1 &amp; phase 2</p>
0 0	B2 A[6:0]	1 *	0 A <sub>6</sub>	1 A <sub>5</sub>	1 A <sub>4</sub>	0 A <sub>3</sub>	0 A <sub>2</sub>	1 A <sub>1</sub>	0 A <sub>0</sub>	Set Frame Frequency	<p>Set the frame frequency of the matrix display</p> <p>A[6:0]: Total number of DCLK's per row. Ranging from 14h to 4Eh DCLK's (RESET = 23h) Then the frame Frequency = DCLK freq /A[6:0].</p> <p><b>Note</b> (<sup>1</sup>) It is recommend to set B2 A[6:0] to B1 A[3:0] + pulse width of GS15</p>
0 0	B3 A[7:0]	1 A <sub>7</sub>	0 A <sub>6</sub>	1 A <sub>5</sub>	1 A <sub>4</sub>	0 A <sub>3</sub>	0 A <sub>2</sub>	1 A <sub>1</sub>	1 A <sub>0</sub>	Set Front Clock Divider /Oscillator Frequency	<p>A[3:0]: Define divide ratio (D) of display clock (DCLK) Divide ratio=A[3:0]+1 (RESET is 0000b, i.e. divide ratio = 1)</p> <p>A[7:4]: Set the Oscillator Frequency, F<sub>OSC</sub>. Oscillator Frequency increases with the value of A[7:4] and vice versa. Range:0h~Fh (RESET= 0h represents 500KHz, typical step value: 4% of previous value )</p>
0	B7	1	0	1	1	0	1	1	1	Set Default Gray Scale Table	<p>The default gray scale table is set in unit of DCLKs as follow:</p> <p>GS1 level Pulse width = 2 DCLKs GS2 level Pulse width = 4 DCLKs GS3 level Pulse width = 6 DCLKs ... ... GS13 level Pulse width = 26 DCLKs GS14 level Pulse width = 28 DCLKs GS15 level Pulse width = 30 DCLKs</p> <p><b>Note</b> (<sup>1</sup>) The pulse width is counted from Phase 2 to Phase 4. (<sup>2</sup>) The pulse width DCLKs of each GS is bounded by above values in spite of the settings in Phase 2 period and Phase 3 period (refer to command B1h, BBh)</p>

Fundamental Command Table															
D/C#	Hex	D7	D6	D5	D4	D3	D2	D2	D0	Command	Description				
0	B8	1	0	1	1	1	0	0	0	Look Up Table for Gray Scale Pulse width	Set gray scale (GS1~GS15) pulse width in unit of DCLKs. A1[5:0], value for GS1 level Pulse width A2[5:0], value for GS2 level Pulse width ... A14[5:0], value for GS14 level Pulse width A15[5:0], value for GS15 level Pulse width				
0	A1[5:0]	*	*	A1 <sub>5</sub>	A1 <sub>4</sub>	A1 <sub>3</sub>	A1 <sub>2</sub>	A1 <sub>1</sub>	A1 <sub>0</sub>						
0	A2[5:0]	*	*	A2 <sub>5</sub>	A2 <sub>4</sub>	A2 <sub>3</sub>	A2 <sub>2</sub>	A2 <sub>1</sub>	A2 <sub>0</sub>						
...	...	...	...	...	...	...	...	...	...						
...	...	...	...	...	...	...	...	...	...						
...	...	...	...	...	...	...	...	...	...						
0	A14[5:0]	*	*	A14 <sub>5</sub>	A14 <sub>4</sub>	A14 <sub>3</sub>	A14 <sub>2</sub>	A14 <sub>1</sub>	A14 <sub>0</sub>						
0	A15[5:0]	*	*	A15 <sub>5</sub>	A15 <sub>4</sub>	A15 <sub>3</sub>	A15 <sub>2</sub>	A15 <sub>1</sub>	A15 <sub>0</sub>	Set Second Pre-charge Period	A[3:0]: Set Second pre-charge period 0000b 0 DCLK 0001b 1 DCLKs 0010b 2 DCLKs : 0111b 7 DCLKs (RESET) : 1111b 15 DCLKs				
0	BB	1	0	1	1	1	0	1	1						
0	A[3:0]	*	*	*	*	A <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>						
0	BC	1	0	1	1	1	1	0	0			Set First Pre-charge voltage, V <sub>P</sub>	A[5:0]: Set First Pre-charge voltage 000000b 0.30 x V <sub>CC</sub> 000001b 0.31 x V <sub>CC</sub> ... 001111b 0.45 x V <sub>CC</sub> (RESET) ... 011111b 0.63 x V <sub>CC</sub> 1xxxxxb 1.00 x V <sub>CC</sub> or connect to V <sub>COMH</sub> if V <sub>CC</sub> > V <sub>COMH</sub>		
0	A[5:0]	*	*	A <sub>5</sub>	A <sub>4</sub>	A <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>						
0	BE	1	0	1	1	1	1	1	0					Set V <sub>COMH</sub>	A[4:0]: Output level high voltage for COM signal 00000b 0.51 x V <sub>CC</sub> 01000b 0.58 x V <sub>CC</sub> 10000b 0.66 x V <sub>CC</sub> 11000b 0.75 x V <sub>CC</sub> 11111b 0.84 x V <sub>CC</sub> (RESET)
0	A[4:0]	0	0	0	A <sub>4</sub>	A <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>						
0	E3	1	1	1	0	0	0	1	1	NOP	Command for No Operation				
0	FD	1	1	1	1	1	1	0	1	Set Command Lock	A[2]: MCU protection status [reset = 12h] A[2] = 0b, Unlock OLED driver IC MCU interface from entering command [reset] A[2] = 1b, Lock OLED driver IC MCU interface from entering command				
0	A[2]	0	0	0	1	0	A <sub>2</sub>	1	0			<b>Note</b> (1) The locked OLED driver IC MCU interface prohibits all commands and memory access except the FDh command.			

**Note**

(1) “\*” stands for “Don’t care”.

**Table 9-2: Graphic acceleration command**

Set (GAC) (D/C# = 0, R/W#(WR#)= 0, E(RD#) = 1) unless specific setting is stated

Graphic acceleration command										Command	Description
D/C#	Hex	D7	D6	D5	D4	D3	D2	D2	D0		
0 0	23 A[4:0]	0 *	0 *	1 *	0 A <sub>4</sub>	0 *	0 *	1 A <sub>1</sub>	1 A <sub>0</sub>	Graphic Acceleration Command Options	A[0] = 0b: Disable Fill rectangle A[0] = 1b: Enable Fill rectangle (RESET)  A[1] = 0b: Disable x-wrap A[1] = 1b: Enable wrap around in x-direction during copying and scrolling (RESET)  A[4] = 0b: Disable reverse copy (RESET) A[4] = 1b: Enable reverse during copying.
0 0 0 0 0 0	24 A[5:0] B[6:0] C[5:0] D[6:0] E[7:0]	0 * * * * E <sub>7</sub>	0 * B <sub>6</sub> * D <sub>6</sub> E <sub>6</sub>	1 A <sub>5</sub> B <sub>5</sub> C <sub>5</sub> D <sub>5</sub> E <sub>5</sub>	0 A <sub>4</sub> B <sub>4</sub> C <sub>4</sub> D <sub>4</sub> E <sub>4</sub>	0 A <sub>3</sub> B <sub>3</sub> C <sub>3</sub> D <sub>3</sub> E <sub>3</sub>	1 A <sub>2</sub> B <sub>2</sub> C <sub>2</sub> D <sub>2</sub> E <sub>2</sub>	0 A <sub>1</sub> B <sub>1</sub> C <sub>1</sub> D <sub>1</sub> E <sub>1</sub>	0 A <sub>0</sub> B <sub>0</sub> C <sub>0</sub> D <sub>0</sub> E <sub>0</sub>	Draw Rectangle	A[5:0]: Column Address of Start  B[6:0]: Row Address of Start  C[5:0]: Column Address of End  D[6:0]: Row Address of End  E[7:0]: Set Gray scale pattern E[7:0] This byte is divided into two nibbles. The most significant 4 bits represent the gray scale level of the left pixel of each group. The least significant 4 bits represent the gray scale level of the right pixel of each group. Please refer to Figure 10-16 for the gray scale pattern setting examples.  <b>Note:</b> ( <sup>1</sup> ) 0 ≤ A < C ≤ 63 ( <sup>2</sup> ) 0 ≤ B < D ≤ 127
0 0 0 0 0 0	25 A[5:0] B[6:0] C[5:0] D[6:0] E[5:0] F[6:0]	0 * * * * *	0 * B <sub>6</sub> * D <sub>6</sub> * F <sub>6</sub>	1 A <sub>5</sub> B <sub>5</sub> C <sub>5</sub> D <sub>5</sub> E <sub>5</sub> F <sub>5</sub>	0 A <sub>4</sub> B <sub>4</sub> C <sub>4</sub> D <sub>4</sub> E <sub>4</sub> F <sub>4</sub>	0 A <sub>3</sub> B <sub>3</sub> C <sub>3</sub> D <sub>3</sub> E <sub>3</sub> F <sub>3</sub>	1 A <sub>2</sub> B <sub>2</sub> C <sub>2</sub> D <sub>2</sub> E <sub>2</sub> F <sub>2</sub>	0 A <sub>1</sub> B <sub>1</sub> C <sub>1</sub> D <sub>1</sub> E <sub>1</sub> F <sub>1</sub>	1 A <sub>0</sub> B <sub>0</sub> C <sub>0</sub> D <sub>0</sub> E <sub>0</sub> F <sub>0</sub>	Copy	A[5:0]: Column Address of Start  B[6:0]: Row Address of Start  C[5:0]: Column Address of End  D[6:0]: Row Address of End  E[5:0]: Column Address of New Start  F[6:0]: Row Address of New Start  <b>Note:</b> ( <sup>1</sup> ) 0 ≤ A < C ≤ 63 ( <sup>2</sup> ) 0 ≤ B < D ≤ 127 ( <sup>3</sup> ) 0 ≤ E ≤ 63 ( <sup>4</sup> ) 0 ≤ F ≤ 127

Graphic acceleration command										Command	Description
D/C#	Hex	D7	D6	D5	D4	D3	D2	D2	D0		
0	26	0	0	1	0	0	1	1	0	Horizontal and Vertical Scroll	A[5:0]: 1~63 horizontal offset in number of 2~126 columns 0 no horizontal scroll
0	A[5:0]	*	*	A <sub>5</sub>	A <sub>4</sub>	A <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>		B[6:0]: 0~127 start row address for horizontal scroll
0	B[6:0]	*	B <sub>6</sub>	B <sub>5</sub>	B <sub>4</sub>	B <sub>3</sub>	B <sub>2</sub>	B <sub>1</sub>	B <sub>0</sub>		C[1:0]: scrolling time interval 00b 6 frames 01b 10 frames 10b 100 frames 11b 200 frames
0	C[1:0]	*	*	*	*	*	*	C <sub>1</sub>	C <sub>0</sub>		D[7:0]: number of rows to be H-scrolled B+D ≤ 128
0	D[7:0]	D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>		E[6:0]: 1~63 simultaneous continuous vertical scroll offset in number of row 0 no vertical scroll
0	E[6:0]	*	E <sub>6</sub>	E <sub>5</sub>	E <sub>4</sub>	E <sub>3</sub>	E <sub>2</sub>	E <sub>1</sub>	E <sub>0</sub>		<b>Note:</b> (1) Scrolling operates during display on. (2) The parameters should not be changed after scrolling is activated
0	2E	0	0	1	0	1	1	1	0	Stop Moving	This command deactivates the scrolling action. <b>Note</b> (1) After sending 2Eh command to deactivate the scrolling action, the ram data needs to be rewritten.
0	2F	0	0	1	0	1	1	1	1	Start Moving	This command activates the scrolling function according to the setting done by Horizontal & Vertical Scroll command 26h.

**Table 9-3: Read Command Table**

(D/C#=0, R/W# (WR#)=1, E (RD#)=1 for 6800 or E (RD#)=0 for 8080)

D <sub>7</sub> D <sub>6</sub> D <sub>5</sub> D <sub>4</sub> D <sub>3</sub> D <sub>2</sub> D <sub>1</sub> D <sub>0</sub>	Status Register Read	D[7]=0:reserved D[7]=1:reserved D[6]=0:indicates the display is ON D[6]=1:indicated the display is OFF D[5]=0:reserved D[5]=1:reserved D[4]=0:reserved D[4]=1:reserved
---	----------------------	---

**Note**

<sup>(1)</sup> Patterns other than that given in Command Table are prohibited to enter to the chip as a command; Otherwise, unexpected result will occur

**9.1 Data Read / Write**

To read data from the GDDRAM, input HIGH to R/W# (WR#) pin and D/C# pin for 6800-series parallel mode, LOW to E (RD#) pin and HIGH to D/C# pin for 8080-series parallel mode.

In horizontal address increment mode, GDDRAM column address pointer will be increased by one automatically after each data read. In vertical address increment mode, GDDRAM row address pointer will be increased by one automatically after each data read.

Also, a dummy read is required before the first data read.

To write data to the GDDRAM, input LOW to R/W# (WR#) pin and HIGH to D/C# pin for 6800-series parallel mode and 8080-series parallel mode. For serial interface mode, it is always in write mode. In horizontal address increment mode, GDDRAM column address pointer will be increased by one automatically after each data write. In vertical address increment mode, GDDRAM row address pointer will be increased by one automatically after each data write.

It should be noted that, in horizontal address increment mode, the row address pointer would be increased by one automatically if the column address pointer wraps around. In vertical address increment mode, the column address pointer will be increased by one automatically if the row address pointer wraps around.

**Table 9-4: Address Increment Table (Automatic)**

D/C#	R/W# (WR#)	Comment	Address Increment
0	0	Write Command	No
0	1	Read Status	No
1	0	Write Data	Yes
1	1	Read Data	Yes

## 10 COMMAND DESCRIPTIONS

### 10.1 Fundamental command description

#### 10.1.1 Set Column Address (15h)


This triple byte command specifies column start address and end address of the display data RAM. This command also sets the column address pointer to column start address. This pointer is used to define the current read/write column address in graphic display data RAM. If horizontal address increment mode is enabled by command A0h, after finishing read/write one column data, it is incremented automatically to the next column address. Whenever the column address pointer finishes accessing the end column address, it is reset back to start column address and the row address is incremented to the next row.

#### 10.1.2 Set Row Address (75h)

This triple byte command specifies row start address and end address of the display data RAM. This command also sets the row address pointer to row start address. This pointer is used to define the current read/write row address in graphic display data RAM. If vertical address increment mode is enabled by command A0h, after finishing read/write one row data, it is incremented automatically to the next row address. Whenever the row address pointer finishes accessing the end row address, it is reset back to start row address.

The diagram below shows the way of column and row address pointer movement through the example: column start address is set to 2 and column end address is set to 61, row start address is set to 1 and row end address is set to 126; horizontal address increment mode is enabled by command A0h. In this case, the graphic display data RAM column accessible range is from column 2 to column 61 and from row 1 to row 126 only. In addition, the column address pointer is set to 2 and row address pointer is set to 1. After finishing read/write one pixel of data, the column address is increased automatically by 1 to access the next RAM location for next read/write operation (*solid line in Figure 10-1*). Whenever the column address pointer finishes accessing the end column 61, it is reset back to column 2 and row address is automatically increased by 1 (*solid line in Figure 10-1*). While the end row 126 and end column 61 RAM location is accessed, the row address is reset back to 1 and the column address is reset back to 2 (*dotted line in Figure 10-1*).


**Figure 10-1: Example of Column and Row Address Pointer Movement**



### 10.1.3 Set Contrast Current (81h)

This double byte command is to set Contrast Setting of the display. The chip has 256 contrast steps from 00h to FFh. The segment output current increases with the increase of contrast step


Figure 10-2: Example of Segment current versus Contrast setting



### 10.1.4 Set Second Pre-charge Speed (82h)

This command is used to set the speed of second pre-charge in phase 3. This speed can be doubled to achieve faster pre-charging through setting 82h A[0]. Please refer to Table 9-1: Command Table for the details of setting. Figure 10-3 shows the effect of setting second pre-charge under different speeds through using command 82h.

Figure 10-3: Effect of setting the second pre-charge under different speeds



### 10.1.5 Set Master Icon Control (90h)

This double command is used to set the ON / OFF conditions of internal charge pump, icon circuits and overall icon status.

### 10.1.6 Set Icon Current Range (91h)

This double byte command is used to set one fix current range for all icons between the range of 0uA and 127.5uA. The uniformity improves as the icon current range increases. Please refer to Table 9-1 for detail information and breakdown levels of each step.



### 10.1.7 Set Individual Icon Current (92h)

This double byte command is used to fine tune the current for each of the 64 icons. Command 92h followed by 64 single byte data. These 64 byte data have to be entered in order to make this command function. Below is the formula for calculating the icon current. Please also refer to Table 9-1 for detail information and breakdown levels of each step.

Icon Current = Single byte value / 127 x Maximum icon current set with command 91h.

### 10.1.8 Set Individual Icon ON / OFF Registers (93h)

This double byte command is used to select one of the 64 icons and choose the ON, OFF or blinking condition of the selected icon.


### 10.1.9 Set Icon ON / OFF Registers (94h)

This double byte command is used to set the ON / OFF status of all 64 icons.

### 10.1.10 Set Icon Blinking Cycle (95h)

This double byte command is used to set icon blinking cycle selected with above command 93h. Please refer to Table 9-1 for detail information and breakdown levels of each step.

Figure 10-4 : Hard icon Blinking cycle (50% duty ratio)



### 10.1.11 Set Icon Driving Scheme and Icon Frame Frequency (96h)

This double byte command is used to set the icon frame frequency and icon AC drive duty ratio. Please refer to Table 9-1 for detail information and breakdown levels of each step.

### 10.1.12 Set Re-Map(A0h)

This double command has multiple configurations and each bit setting is described as follows:

- Column Address Remapping (A[0])  
This bit is made for increase the flexibility layout of segment signals in OLED module with segment arranged from left to right (when A[0] is set to 0) or from right to left (when A[0] is set to 1).
- Nibble Remapping (A[1])


When A[1] is set to 1, the two nibbles of the data bus for RAM access are re-mapped, such that (D7, D6, D5, D4, D3, D2, D1, D0) acts like (D3, D2, D1, D0, D7, D6, D5, D4)

If this feature works together with Column Address Re-map, it would produce an effect of flipping the outputs from SEG0~127 to SEG127~SEG0 as show in Table 8-8.

- Address increment mode (A[2])


When A[2] is set to 0, the driver is set as horizontal address increment mode. After the display RAM is read/written, the column address pointer is increased automatically by 1. If the column address pointer reaches column end address, the column address pointer is reset to column start address and row address pointer is increased by 1. The sequence of movement of the row and column address point for horizontal address increment mode is shown in Figure 10-5.

**Figure 10-5: Address Pointer Movement of Horizontal Address Increment Mode**



When A[2] is set to 1, the driver is set to vertical address increment mode. After the display RAM is read/written, the row address pointer is increased automatically by 1. If the row address pointer reaches the row end address, the row address pointer is reset to row start address and column address pointer is increased by 1. The sequence of movement of the row and column address point for vertical address increment mode is shown in Figure 10-6.

**Figure 10-6: Address Pointer Movement of Vertical Address Increment Mode**




- COM Remapping (A[4])  
This bit defines the scanning direction of the common for flexible layout of common signals in OLED module either from up to down (when A[4] is set to 0) or from bottom to up (when A[4] is set to 1). Table 8-9 shows one example of the using the COM Remapping to perform vertical scrolling.

- Splitting of Odd / Even COM Signals (A[6])  
This bit is made to match the COM layout connection on the panel.

When A[6] is set to 0, no splitting odd / even of the COM signal is performed, output pin assignment sequence is shown as below (for 128MUX ratio):


**Figure 10-7: Output pin assignment when command A0h bit A[6]=0.**



Output Pin Connection	
SSD1329Z	Panel
COM0	ROW0
COM1	ROW1
COM2	ROW2
COM3	ROW3
:	:
COM63	ROW63
COM64	ROW64
:	:
COM125	ROW125
COM126	ROW126
COM127	ROW127

When A[6] is set to 1, splitting odd / even of the COM signal is performed, output pin assignment sequence is shown as below (for 128MUX ratio):

**Figure 10-8: Output pin assignment when command A0h bit A[6]=1.**







Output Pin Connection	
SSD1329Z	Panel
COM0	ROW0 (Even)
COM1	ROW2
COM2	ROW4
:	:
COM61	ROW122
COM62	ROW124
COM63	ROW126
COM64	ROW1 (Odd)
COM65	ROW3
COM66	ROW5
:	:
COM125	ROW123
COM126	ROW125
COM127	ROW127

### 10.1.13 Set Display Start Line (A1h)

This double byte command is to set Display Start Line register for determining the starting address of display RAM to be displayed by selecting a value from 0 to 127. Figure 10-9 shows an example using this command of this command when MUX ratio= 128 and MUX ratio= 90 and Display Start Line = 40. In there, “ROW” means the graphic display data RAM row.





**Figure 10-9: Example of Set Display Start Line with no Remapping**

	MUX ratio (A8h) = 128	MUX ratio (A8h) = 128	MUX ratio (A8h) = 90	MUX ratio (A8h) = 90
COM Pin	Display Start Line (A1h) = 0	Display Start Line (A1h) = 40	Display Start Line (A1h) = 0	Display Start Line (A1h) = 40
COM0	ROW0	ROW40	ROW0	ROW40
COM1	ROW1	ROW41	ROW1	ROW41
COM2	ROW2	ROW42	ROW2	ROW42
COM3	ROW3	ROW43	ROW3	ROW43
:	:	:	:	:
:	:	:	:	:
COM48	ROW48	ROW88	ROW48	ROW88
COM49	ROW49	ROW89	ROW49	ROW89
COM50	ROW50	ROW90	ROW50	ROW90
COM51	ROW51	ROW91	ROW51	ROW91
:	:	:	:	:
:	:	:	:	:
COM86	ROW86	ROW126	ROW86	ROW126
COM87	ROW87	ROW127	ROW87	ROW127
COM88	ROW88	ROW0	ROW88	ROW0
COM89	ROW89	ROW1	ROW89	ROW1
COM90	ROW90	ROW2	-	-
COM91	ROW91	ROW3	-	-
:	:	:	:	:
:	:	:	:	:
COM124	ROW124	ROW36	-	-
COM125	ROW125	ROW37	-	-
COM126	ROW126	ROW38	-	-
COM127	ROW127	ROW39	-	-
Display Example				

### 10.1.14 Set Display Offset (A2h)

This double byte command specifies the mapping of display start line (it is assumed that COM0 is the display start line, display start line register equals to 0) to one of COM0~COM127. Figure 10-10 shows an example using this command when MUX ratio= 128 and MUX ratio= 90 and Display Offset = 40. In there, “Row” means the graphic display data RAM row.

**Figure 10-10: Example of Set Display Offset with no Remapping**

	MUX ratio (A8h) = 128	MUX ratio (A8h) = 128	MUX ratio (A8h) = 90	MUX ratio (A8h) = 90
COM Pin	Display Offset (A2h)=0	Display Offset (A2h)=40	Display Offset (A2h)=0	Display Offset (A2h)=40
COM0	ROW0	ROW40	ROW0	ROW40
COM1	ROW1	ROW41	ROW1	ROW41
COM2	ROW2	ROW42	ROW2	ROW42
COM3	ROW3	ROW43	ROW3	ROW43
.	.	.	.	.
.	.	.	.	.
COM48	ROW48	ROW88	ROW48	ROW88
COM49	ROW49	ROW89	ROW49	ROW89
COM50	ROW50	ROW90	ROW50	-
COM51	ROW51	ROW91	ROW51	-
.	.	.	.	.
.	.	.	.	.
COM86	ROW86	ROW126	ROW86	-
COM87	ROW87	ROW127	ROW87	-
COM88	ROW88	ROW0	ROW88	ROW0
COM89	ROW89	ROW1	ROW89	ROW1
COM90	ROW90	ROW2	-	ROW2
COM91	ROW91	ROW3	-	ROW3
.	.	.	.	.
.	.	.	.	.
COM124	ROW124	ROW36	-	ROW36
COM125	ROW125	ROW37	-	ROW37
COM126	ROW126	ROW38	-	ROW38
COM127	ROW127	ROW39	-	ROW39
Display Example				

### 10.1.15 Set Display Mode (A4h ~ A7h)

These are single byte commands and are used to set display status to Normal Display, Entire Display ON, Entire Display OFF or Inverse Display.

- Normal Display (A4h)  
Reset the “Entire Display ON, Entire Display OFF or Inverse Display” effects and turn the data to ON at the corresponding gray level. Figure 10-11 shows an example of Normal Display.

**Figure 10-11: Example of Normal Display**



- Set Entire Display ON (A5h)  
Force the entire display to be at gray scale level GS15, regardless of the contents of the display data RAM. Figure 10-12

**Figure 10-12: Example of Entire Display ON**



- Set Entire Display OFF (A6h)  
Force the entire display to be at gray scale level GS0, regardless of the contents of the display data RAM. Figure 10-13

**Figure 10-13: Example of Entire Display OFF**



- Inverse Display (A7h)  
The gray scale level of display data are swapped such that “GS0” <-> “GS15”, “GS1” <-> “GS14”, etc. Figure 10-14 shows an example of inverse display.

**Figure 10-14: Example of Inverse Display**



### 10.1.16 Set MUX Ratio (A8h)

This double byte command sets multiplex ratio (MUX ratio) from 16MUX to 128MUX. In RESET, multiplex ratio is 128MUX. Please refer to Figure 10-9 and Figure 10-10 for the example of setting different MUX ratio.

### 10.1.17 Set Sleep Mode ON/OFF (AEh / AFh)

These single byte commands are used to turn the matrix display on the OLED panel display either ON or OFF. When the sleep mode is set to ON (AEh), the display is OFF, the segment and common output are in high impedance state and circuits will be turned OFF. When the sleep mode is set to OFF (AFh), the display is ON.

### 10.1.18 Set Phase Length (B1h)

In the second byte of this double command, lower nibble and higher nibble is defined separately. The lower nibble adjusts the phase length of Reset (phase 1). The higher nibble is used to select the phase length of first pre-charge phase (phase 2). The phase length is ranged from 1 to 16 DCLK's.

RESET for A[3:0] is set to 3h which means 4 DCLK's selected for Reset phase. RESET for A[7:4] is set to 5h which means 6 DCLK's is selected for first pre-charge phase. Please refer to Table 9-1 for detail breakdown levels of each step.

### 10.1.19 Set Frame Frequency (B2h)

This double byte command is used to set the number of DCLK's per row between the range of 14h and 7Fh. Then the Frame frequency of the matrix display is equal to DCLK frequency / A[6:0].

### 10.1.20 Set Front Clock Divider / Oscillator Frequency (B3h)

This double command is used to set the frequency of the internal display clocks, DCLK's. It is defined by dividing the oscillator frequency by the divide ratio (Value from 1 to 16). Frame frequency is determined by divide ratio, number of display clocks per row, MUX ratio and oscillator frequency. The lower nibble of the second byte is used to select the oscillator frequency. Please refer to Table 9-1 for detail breakdown levels of each step.

### 10.1.21 Set Default Gray Scale Table (B7h)


This single byte command is used to set the gray scale table to initial default setting.

### 10.1.22 Look Up Table for Gray Scale Pulse width (B8h)

This command is used to set each individual gray scale level for the display. Except gray scale level GS0 that has no pre-charge and current drive, the pulse width of each gray scale level is programmed with unit of DCLK. The longer the length of the pulse width, the brighter the OLED pixel when it's turned ON.

The setting of gray scale table entry can perform gamma correction on OLED panel display. Normally, it is desired that the brightness response of the panel is linearly proportional to the image data value in display data RAM. However, the OLED panel is somehow responded in non-linear way. Appropriate gray scale table setting like example below can compensate this effect.

**Figure 10-15: Example of gamma correction by gray scale table setting**



### 10.1.23 Set Second Pre-charge period (BBh)

This double byte command is used to set the phase 3 second pre-charge period. The period of phase 3 can be programmed by command BBh and it is ranged from 0 to 15 DCLK's. Please refer to Table 9-1 for the details of setting.

### 10.1.24 Set First Pre-charge voltage, $V_P$ (BCh)

This double byte command is used to set phase 2 first pre-charge voltage level. It can be programmed to set the first pre-charge voltage reference to  $V_{CC}$  or  $V_{COMH}$ . Please refer to Table 9-1 for detail information and breakdown levels of each step.

### 10.1.25 Set $V_{COMH}$ (BEh)

This double byte command sets the high voltage level of common pins,  $V_{COMH}$ . The level of  $V_{COMH}$  is programmed with reference to  $V_{CC}$ . Please refer to Table 9-1 for detail information and breakdown levels of each step.

### 10.1.26 No Operation (E3h)

This is a no operation command.

### 10.1.27 Set Command Lock (FDh)

This command is used to lock the OLED driver IC from accepting any command except itself. After entering FDh 16h (A[2]=1b), the OLED driver IC will not respond to any newly-entered command (except FDh 12h A[2]=0b) and there will be no memory access. This is call "Lock" state. That means the OLED driver IC ignore all the commands (except FDh 12h A[2]=0b) during the "Lock" state.

Entering FDh 12h (A[2]=0b) can unlock the OLED driver IC. That means the driver IC resume from the "Lock" state. And the driver IC will then respond to the command and memory access.



## 10.2 Graphic Acceleration Command Set Description

### 10.2.1 Graphic Acceleration Command Options (23h)


This command has two functions.

- Enable / Disable fill (A[0])  
0 = Disable filling of rectangle in draw rectangle command.  
1 = Enable filling of rectangle in draw rectangle command. (RESET)
- Enable / Disable x-warp (A[1])  
0 = Disable wrap around in x-direction during copying and scrolling  
1 = Enable wrap around in x-direction during copying and scrolling (RESET)
- Enable / Disable reverse copy (A[4])  
0 = Disable reverse copy (RESET)  
1 = During copy command, the new image colors are swapped such that “GS0” <-> “GS15”, “GS1” <-> “GS14”, ....

### 10.2.2 Draw Rectangle (24h)

Specify a starting point (Row 1, Column 1) and an ending point (Row 2, Column 2) as well as giving the desired gray scale pattern, a rectangle will then be drawn.

**Figure 10-16: Example of draw rectangle command**



The following example illustrates the rectangle drawing command sequence.

1. Enter the “draw rectangle mode” by execute the command 24h
2. Set the starting column coordinates, Column 1. e.g., 01h.
3. Set the starting row coordinates, Row 1. e.g., 01h.
4. Set the finishing column coordinates, Column 9. e.g., 09h
5. Set the finishing row coordinates, Row 5. e.g., 05h
6. Set the gray scale pattern:

This byte is divided into two nibbles. The most significant 4 bits represent the gray scale level of the left pixel of each group. The least significant 4 bits represent the gray scale level of the right pixel of each group. Please refer to Figure 10-16 for the gray scale pattern setting examples.


### 10.2.3 Copy (25h)

Copy the rectangular region defined by the starting point (Row 1, Column 1) and the ending point (Row 2, Column 2) to location (Row 3, Column 3). If the new coordinates are smaller than the ending points, the new image will overlap the original one.

The following example illustrates the copy procedure.

1. Enter the “copy mode” by execute the command 25h
2. Set the starting column coordinates, Column 1. E.g., 00h.
3. Set the starting row coordinates, Row 1. E.g., 00h.
4. Set the finishing column coordinates, Column 2. E.g., 05h
5. Set the finishing row coordinates, Row 2. E.g., 05h
6. Set the new column coordinates, Column 3. E.g., 03h
7. Set the new row coordinates, Row 3. E.g., 03h

**Figure 10-17: Example of copy command**




### 10.2.4 Horizontal and Vertical Scroll (26h)

This command consists of 5 consecutive bytes to set up the scrolling parameters. It determined the horizontal scrolling start and end row, scrolling offset and scrolling speed. Some scrolling examples are shown in Figure 10-18 .

Before issuing this command, the scrolling must be deactivated (2Eh). Otherwise, RAM content may be corrupted.

**Figure 10-18: Scrolling examples**



**10.2.5 Stop Moving (2Eh)**

Stop motion of scrolling. After sending 2Eh command to deactivate the scrolling action, the ram data needs to be rewritten.

**10.2.6 Start Moving (2Fh)**

Start motion of scrolling. This command should only be issued after scrolling setup parameters are defined.

The following actions are prohibited after the horizontal scroll is activated

1. RAM access (Data write or read)
2. Changing scrolling setup parameters

## 11 MAXIMUM RATINGS

Table 11-1: Maximum Ratings (Voltage Referenced to  $V_{SS}$ )

Symbol	Parameter	Value	Unit
$V_{DD}$	Supply Voltage	-0.3 to +4.0	V
$V_{DDIO}$		-0.3 to +4.0	V
$V_{CC}$		0 to +19.0	V
$V_{SEG}$	SEG output voltage	0 to + $V_{CC}$	V
$V_{COM}$	COM output voltage	0 to + 0.9* $V_{CC}$	V
$V_{IN}$	Input voltage	$V_{SS} - 0.3$ to $V_{DD} + 0.3$	V
$T_A$	Operating Temperature	-40 to +85	°C
$T_{STG}$	Storage Temperature Range	-65 to +150	°C

Maximum ratings are those values beyond which damages to the device may occur. Functional operation should be restricted to the limits in the Electrical Characteristics tables or Pin Description section.

This device may be light sensitive. Caution should be taken to avoid exposure of this device to any light source during normal operation. This device is not radiation protected.

## 12 DC CHARACTERISTICS

### Conditions (unless specified):

Voltage referenced to  $V_{SS}$ ;

$V_{DD} = 2.7$ ,  $V_{DDIO} = 1.8V$ ,  $V_{CC} = 11.0V$ ,  $V_{CI} = 3.5V$ ,  $I_{REF} = 10\mu A$ , at  $T_A = 25^\circ C$ .

**Table 12-1: DC Characteristics**

Symbol	Parameter	Test Condition	Min	Typ	Max	Unit
$V_{CC}$	Operating Voltage	-	9.0	11.0	18.0	V
$V_{DD}$	Logic Supply Voltage	-	2.4	2.7	3.5	V
$V_{DDIO}$	Power Supply for I/O pins	-	1.7	1.8	$V_{DD}$	V
$V_{CI}$	Charge Pump Supply Voltage	-	3.2	3.5	4.2	V
$V_{ICON}$	Icon Supply Voltage	-	6.4	7.0	8.4	V
$V_{OH}$	High Logic Output Level	$I_{OUT} = 100\mu A$ , 3.3MHz	$0.9 \times V_{DDIO}$	-	$V_{DDIO}$	V
$V_{OL}$	Low Logic Output Level		0	-	$0.1 \times V_{DDIO}$	V
$V_{IH}$	High Logic Input Level	-	$0.8 \times V_{DDIO}$	-	$V_{DDIO}$	V
$V_{IL}$	Low Logic Input Level	-	0	-	$0.2 \times V_{DDIO}$	V
$I_{DD, SLEEP}$	Sleep mode $V_{DD}$ Current	Display OFF, No panel attached	-5	0	5	$\mu A$
$I_{DDIO, SLEEP}$	Sleep mode $V_{DDIO}$ Current		-5	0	5	$\mu A$
$I_{CC, SLEEP}$	Sleep mode $V_{CC}$ Current		-5	0	5	$\mu A$
$I_{DD}$	$V_{DD}$ Supply Current	Display ON, All 1's pattern, Contrast = 80h, No panel attached	25	40	55	$\mu A$
$I_{CC}$	$V_{CC}$ Supply Current		400	440	480	$\mu A$
$I_{DD}$	$V_{DD}$ Supply Current	Display ON, All 0's pattern, Contrast = 80h, No panel attached	25	40	55	$\mu A$
$I_{CC}$	$V_{CC}$ Supply Current		80	100	120	$\mu A$
$I_{SEG}$	Segment Output Current: Display ON, All 1's pattern (Segment pin under test is connected with a 20K $\Omega$ resistive load to $V_{SS}$ )	Contrast = FFh	280	310	340	$\mu A$
		Contrast = 7Fh	135	150	165	$\mu A$
		Contrast = 3Fh	68	75	82	$\mu A$
Dev	Segment Output Current Uniformity: $Dev = (I_{SEG} - I_{MID}) / I_{MID}$ $I_{MID} = (I_{MAX} + I_{MIN}) / 2$ $I_{SEG}[0:127] =$ Segment current at contrast settings	Contrast = FFh	-3.0	-	+3.0	%
		Contrast = 7Fh				
		Contrast = 3Fh				
Adj. Dev	Adjacent pin output current uniformity: $Adj\ Dev = (I[n] - I[n+1]) /$ $(I[n] + I[n+1])$	Contrast = FFh	-2.0	-	+2.0	%
		Contrast = 7Fh				
		Contrast = 3Fh				
$I_{SEG}$	IC-to-IC Segment Output Current Uniformity: Display ON, All 1's pattern (Segment pin under test is connected with a 20K $\Omega$ resistive load to $V_{SS}$ )	Contrast = FFh	-10.0	-	+10.0	%
		Contrast = 7Fh				
		Contrast = 3Fh				

Symbol	Parameter	Test Condition	Min	Typ	Max	Unit
Ics	Icon Segment Output Current Setting: Icon Current Range = FFh, Individual Icon Current = 7Fh for all 64 icons (Icon segment pins under test is connected with a 20K $\Omega$ resistive load to V <sub>SS</sub> )	Display OFF, No panel attached	-5	0	+5	$\mu$ A
		Display ON, No panel attached	117	130	143	$\mu$ A
Icon Dev	Icon Segment Output Current Uniformity $Dev = (I_{SEG} - I_{MID}) / I_{MID}$ $I_{MID} = (I_{MAX} + I_{MIN}) / 2$ $I_{SEG}[0:127]$ = Segment current at particular contrast setting	Contrast = FFh	-	-	$\pm 3$	%
Icon Adj. Dev	Adjacent pin output current uniformity	$Adj\ Dev = (I[n] - I[n+1]) / (I[n] + I[n+1])$	-	$\pm 2.0$	-	%
R <sub>COM_ON</sub>	COM pin output resistance	COM[0:127]	-	25	30	$\Omega$

### 13 AC CHARACTERISTICS

**Conditions (Unless otherwise specified):**

Voltage referenced to  $V_{SS}$   
 $V_{DD} = V_{DDIO} = 2.4V$  to  $3.5V$   
 $V_{CC} = 9.0V$  to  $16.0V$   
 $T_A = 25^{\circ}C$

**Table 13-1: AC Characteristics**

Symbol	Parameter	Test Condition	Min	Typ	Max	Unit
$F_{OSC}$	Oscillation Frequency of Display Timing Generator	$V_{DD} = 2.8V$	450	500	550	KHz
$F_{FRM}$	Frame Frequency	Display ON, Internal Oscillator Enabled	-	$F_{OSC} \times 1 / (D \times K \times N)$	-	Hz
RES#	Reset low pulse width	-	3	-	-	us
	Reset completion time	-	-	-	2	us

**Note:**

- <sup>(1)</sup> Fosc stands for the frequency value of the internal oscillator and the value is measured when command B3h A[7:4] is in default value.
- <sup>(2)</sup> D stands for divide ratio
- <sup>(3)</sup> K stands for total number of display clocks per row defined by command B2h
- <sup>(4)</sup> N stands for number of MUX selected by command A8h

**Conditions:**

$V_{DD} \sim V_{SS} = 2.4$  to  $3.5V$


$V_{DDIO} = V_{DD}$

$T_A = 25^{\circ}C$

**Table 13-2: 6800-Series MPU Parallel Interface Timing Characteristics**

Symbol	Parameter	Min	Typ	Max	Unit
$t_{cycle}$	Clock Cycle Time	300	-	-	ns
$t_{AS}$	Address Setup Time	0	-	-	ns
$t_{AH}$	Address Hold Time	0	-	-	ns
$t_{DSW}$	Write Data Setup Time	40	-	-	ns
$t_{DHW}$	Write Data Hold Time	15	-	-	ns
$t_{DHR}$	Read Data Hold Time	20	-	-	ns
$t_{OH}$	Output Disable Time	-	-	70	ns
$t_{ACC}$	Access Time	-	-	140	ns
$PW_{CSL}$	Chip Select Low Pulse Width (read)	120	-	-	ns
	Chip Select Low Pulse Width (write)	60	-	-	ns
$PW_{CSH}$	Chip Select High Pulse Width (read)	60	-	-	ns
	Chip Select High Pulse Width (write)	60	-	-	ns
$t_R$	Rise Time	-	-	15	ns
$t_F$	Fall Time	-	-	15	ns

**Figure 13-1: 6800-series MPU parallel interface characteristics**





**Conditions:**

$V_{DD} \sim V_{SS} = 2.4 \text{ to } 3.5\text{V}$


$V_{DDIO} = V_{DD}$

$T_A = 25^\circ\text{C}$


**Table 13-3: 8080-Series MPU Parallel Interface Timing Characteristics**

Symbol	Parameter	Min	Typ	Max	Unit
$t_{\text{cycle}}$	Clock Cycle Time	300	-	-	ns
$t_{\text{AS}}$	Address Setup Time	10	-	-	ns
$t_{\text{AH}}$	Address Hold Time	0	-	-	ns
$t_{\text{DSW}}$	Write Data Setup Time	40	-	-	ns
$t_{\text{DHW}}$	Write Data Hold Time	15	-	-	ns
$t_{\text{DHR}}$	Read Data Hold Time	20	-	-	ns
$t_{\text{OH}}$	Output Disable Time	-	-	70	ns
$t_{\text{ACC}}$	Access Time	-	-	140	ns
$t_{\text{PWL R}}$	Read Low Time	120	-	-	ns
$t_{\text{PWL W}}$	Write Low Time	60	-	-	ns
$t_{\text{PWH R}}$	Read High Time	60	-	-	ns
$t_{\text{PWH W}}$	Write High Time	60	-	-	ns
$t_{\text{r}}$	Rise Time	-	-	15	ns
$t_{\text{f}}$	Fall Time	-	-	15	ns
$t_{\text{CS}}$	Chip select setup time	0	-	-	ns
$t_{\text{CSH}}$	Chip select hold time to read signal	0	-	-	ns
$t_{\text{CSF}}$	Chip select hold time	20	-	-	ns

**Figure 13-2 : 8080-series parallel interface characteristics (Form 1)**



**Figure 13-3 : 8080-series parallel interface characteristics (Form 2)**




**Conditions:**

$V_{DD} \sim V_{SS} = 2.4 \text{ to } 3.5\text{V}$   
 $V_{DDIO} = V_{DD}$   
 $T_A = 25^\circ\text{C}$

**Table 13-4: Serial Interface Timing Characteristics**


Symbol	Parameter	Min	Typ	Max	Unit																														
$t_{cycle}$	Clock Cycle Time	250	-	-	ns																														
$t_{AS}$	Address Setup Time	150	-	-	ns																														
$t_{AH}$	Address Hold Time	150	-	-	ns																														
$t_{CSS}$	Chip Select Setup Time	120	-	-	ns																														
$t_{CSH}$	Chip Select Hold Time	60	-	-	ns																														
$t_{DSW}$	Write Data Setup Time	100	-	-	ns </tr <tr> <td><math>t_{DHW}</math></td> <td>Write Data Hold Time</td> <td>100</td> <td>-</td> <td>-</td> <td>ns</td> </tr> <tr> <td><math>t_{CLKL}</math></td> <td>Clock Low Time</td> <td>100</td> <td>-</td> <td>-</td> <td>ns</td> </tr> <tr> <td><math>t_{CLKH}</math></td> <td>Clock High Time</td> <td>100</td> <td>-</td> <td>-</td> <td>ns</td> </tr> <tr> <td><math>t_R</math></td> <td>Rise Time</td> <td>-</td> <td>-</td> <td>15</td> <td>ns</td> </tr> <tr> <td><math>t_F</math></td> <td>Fall Time</td> <td>-</td> <td>-</td> <td>15</td> <td>ns</td> </tr>	$t_{DHW}$	Write Data Hold Time	100	-	-	ns	$t_{CLKL}$	Clock Low Time	100	-	-	ns	$t_{CLKH}$	Clock High Time	100	-	-	ns	$t_R$	Rise Time	-	-	15	ns	$t_F$	Fall Time	-	-	15	ns
$t_{DHW}$	Write Data Hold Time	100	-	-	ns																														
$t_{CLKL}$	Clock Low Time	100	-	-	ns																														
$t_{CLKH}$	Clock High Time	100	-	-	ns																														
$t_R$	Rise Time	-	-	15	ns																														
$t_F$	Fall Time	-	-	15	ns																														

**Figure 13-4: Serial interface characteristics**




## 14 APPLICATION EXAMPLES

**Figure 14-1: Application Example for SSD1329 8-bit 6800-parallel interface mode**




**Figure 14-2: Application Example for SSD1329 8-bit 8080-parallel interface mode**

The configuration for 8-bit 8080-parallel interface mode, externally  $V_{CC}$  is shown in the following diagram:  
 ( $V_{DD} = 2.7V$ ,  $V_{DDIO} = 1.8V$ ,  $V_{CC} = 11.0V$ ,  $V_{CI} = 3.5V$ ,  $I_{REF} = 10\mu A$ )




**Figure 14-3: Application Example for SSD1329 8-bit SPI-serial interface mode**

The configuration for SPI-serial interface mode, externally  $V_{CC}$  is shown in the following diagram: ( $V_{DD} = 2.7V$ ,  $V_{DDIO} = 1.8V$ ,  $V_{CC} = 11.0V$ ,  $V_{CI} = 3.5V$ ,  $I_{REF} = 10\mu A$ )



**Figure 14-4: Application Example for SSD1329 when hard icons are not used.**

The configuration for SPI-serial interface mode, externally  $V_{CC}$  is shown in the following diagram: ( $V_{DD} = 2.7V$ ,  $V_{DDIO} = 1.8V$ ,  $V_{CC} = 11.0V$ ,  $I_{REF} = 10\mu A$ )



Pin connected to MCU interface:  $D[7:0]$ ,  $E$ ,  $R/W\#$ ,  $D/C\#$ ,  $RES\#$ ,  $CS\#$   
 Pin internally connected to  $V_{DDIO}$ :  $CLS$   
 Pin externally connected to  $V_{DDIO}$ :  $BS2$   
 Pin externally connected to  $V_{SS}$ :  $V_{LSS}$ ,  $V_{CHS}$ ,  $BS0$ ,  $BS1$   
 Pin floated:  $GPIO0$ ,  $GPIO1$ ,  $TR0$ ,  $TR1$ ,  $TR2$ ,  $TR3$

$C1 \sim C4$ :  $1\mu F$  in which  $C1$ ,  $C4$  have to be tantalum capacitors <sup>(1)</sup>  
 Voltage at  $I_{REF} = V_{DD} - 1.00V$   
 $R_{REF} = (V_{DD} - 1.00) / I_{REF} = (3.00 - 1.00)V / 10\mu A = 200K\Omega$   
 $R2 = 33\Omega$


**Note**

<sup>(1)</sup> The capacitor value is recommended value. Select appropriate value against module application.

## 15 PACKAGE INFORMATION

### 15.1 SSD1329Z Die Tray Information

Figure 15-1: Die Tray Information




	Spec	
	mm	(mil)
<b>W1</b>	76.00 ± 0.1	(2992)
<b>W2</b>	68.00 ± 0.1	(2677)
<b>W3</b>	68.30 ± 0.1	(2689)
<b>X1</b>	4.00 ± 0.1	(157)
<b>Y1</b>	1.25 ± 0.1	(49)
<b>Px</b>	16.30 ± 0.05	(642)
<b>Py</b>	2.90 ± 0.05	(114)
<b>X</b>	13.56 ± 0.05	(534)
<b>Y</b>	1.65 ± 0.05	(65)
<b>Z</b>	0.61 ± 0.05	(24)
<b>N</b>	88	

#### Remark

1. Depth of text: Max. 0.1mm
2. Tray material: ABS
3. Tray color code: Black
4. Surface resistance  $10^9 \sim 10^{11} \Omega$
5. Tray warpage: Max 0.10mm
6. Unspecifier dim's tolerance:  $\pm 0.15\text{mm}$
7. Pocket size: 13.56 x 1.65 x 0.61mm

## 15.2 SSD1329T1R1 Detail Dimension



Figure 15-2: SSD1329T1R1 detail dimension



### NOTE:

- MATERIAL
  - PI:  $75 \pm 8 \mu m$
  - ADHESIVE:  $12 \pm 3 \mu m$
  - CU:  $18 \pm 5 \mu m$
  - SR:  $26 \pm 14 \mu m$ ; TOLERANCE  $\pm 0.200 mm$
  - FLEX COATING: Min  $10 \mu m$
- SN PLATING:  $0.210 \pm 0.05 \mu m$
- TAPESITE: 5 SPH, 23.75mm





## MIRROR DESIGN

Solomon Systech reserves the right to make changes without notice to any products herein. Solomon Systech makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Solomon Systech assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any, and all, liability, including without limitation consequential or incidental damages. “Typical” parameters can and do vary in different applications. All operating parameters, including “Typical” must be validated for each customer application by the customer’s technical experts. Solomon Systech does not convey any license under its patent rights nor the rights of others. Solomon Systech products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Solomon Systech product could create a situation where personal injury or death may occur. Should Buyer purchase or use Solomon Systech products for any such unintended or unauthorized application, Buyer shall indemnify and hold Solomon Systech and its offices, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Solomon Systech was negligent regarding the design or manufacture of the part.



The product(s) listed in this datasheet comply with Directive 2002/95/EC of the European Parliament and of the council of 27 January 2004 on the restriction of the use of certain hazardous substances in electrical and electronic equipment and People’s Republic of China Electronic Industry Standard SJ/T 11363-2006 “Requirements for concentration limits for certain hazardous substances in electronic information products (电子信息产品中有毒有害物质的限量要求)”. Hazardous Substances test report is available upon request.

<http://www.solomon-systech.com>